TL 783
TL 783
TL 783
IN
OUT
IN IN
OUT
OUT
OUT
ADJ OUT OUT
ADJ ADJ
DESCRIPTION/ORDERING INFORMATION
The TL783 is an adjustable three-terminal high-voltage regulator with an output range of 1.25 V to 125 V and a
DMOS output transistor capable of sourcing more than 700 mA. It is designed for use in high-voltage applications
where standard bipolar regulators cannot be used. Excellent performance specifications, superior to those of
most bipolar regulators, are achieved through circuit design and advanced layout techniques.
As a state-of-the-art regulator, the TL783 combines standard bipolar circuitry with high-voltage double-diffused
MOS transistors on one chip, to yield a device capable of withstanding voltages far higher than standard bipolar
integrated circuits. Because of its lack of secondary-breakdown and thermal-runaway characteristics usually
associated with bipolar outputs, the TL783 maintains full overload protection while operating at up to 125 V from
input to output. Other features of the device include current limiting, safe-operating-area (SOA) protection, and
thermal shutdown. Even if ADJ is disconnected inadvertently, the protection circuitry remains functional.
Only two external resistors are required to program the output voltage. An input bypass capacitor is necessary
only when the regulator is situated far from the input filter. An output capacitor, although not required, improves
transient response and protection from instantaneous output short circuits. Excellent ripple rejection can be
achieved without a bypass capacitor at the adjustment terminal.
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2 PowerFLEX, PowerPAD are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date. Copyright © 1981–2008, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
TL783
SLVS036M – SEPTEMBER 1981 – REVISED APRIL 2008 ............................................................................................................................................... www.ti.com
IN
Error
−
Amplifier ǒ
VO [ Vref 1 ) R2
R1
Ǔ
+
VO
OUT
Protection
Vref R1
Circuit
ADJ
R2
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(1) Maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any allowable ambient
temperature is PD = (TJ(max) – TA)/θJA. Operating at the absolute maximum TJ of 150°C can affect reliability. Due to variations in
individual device electrical characteristics and thermal resistance, the built-in thermal overload protection may be activated at power
levels slightly above or below the rated dissipation.
(2) For packages with exposed thermal pads, such as QFN, PowerPAD™, or PowerFLEX, θJP is defined as the thermal resistance between
the die junction and the bottom of the exposed pad.
Electrical Characteristics
Vl – VO = 25 V, IO = 0.5 A, TJ = 0°C to 125°C (unless otherwise noted)
PARAMETER TEST CONDITIONS (1) MIN TYP MAX UNIT
Vl – VO = 20 V to 125 V, TJ = 25°C 0.001 0.01
Input voltage regulation (2) %/V
P ≤ rated dissipation TJ = 0°C to 125°C 0.004 0.02
Ripple rejection ΔVI(PP) = 10 V, VO = 10 V, f = 120 Hz 66 76 dB
IO = 15 mA to 700 mA, VO ≤ 5 V 7.5 25 mV
TJ = 25°C VO ≥ 5 V 0.15 0.5 %
Output voltage regulation
IO = 15 mA to 700 mA, VO ≤ 5 V 20 70 mV
P ≤ rated dissipation VO ≥ 5 V 0.3 1.5 %
Output voltage change with temperature 0.4 %
Output voltage long-term drift 1000 hours at TJ = 125°C, Vl – VO = 125 V 0.2 %
Output noise voltage f = 10 Hz to 10 kHz, TJ = 25°C 0.003 %
Minimum output current to maintain regulation Vl – VO = 125 V 15 mA
Vl – VO = 25 V, t = 1 ms 1100
Vl – VO = 15 V, t = 30 ms 715
Peak output current mA
Vl – VO = 25 V, t = 30 ms 700 900
Vl – VO = 125 V, t = 30 ms 100 250
ADJ input current 83 110 µA
Vl – VO = 15 V to 125 V, IO = 15 mA to 700 mA,
Change in ADJ input current 0.5 5 µA
P ≤ rated dissipation
Vl – VO = 10 V to 125 V, IO = 15 mA to 700 mA,
Reference voltage (OUT to ADJ) (3) 1.2 1.27 1.3 V
P ≤ rated dissipation
(1) Pulse-testing techniques maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be
taken into account separately.
(2) Input voltage regulation is expressed here as the percentage change in output voltage per 1-V change at the input
(3) Due to the dropout voltage and output current-limiting characteristics of this device, output current is limited to less than 700 mA at
input-to-output voltage differentials of less than 25 V.
TYPICAL CHARACTERISTICS
ÎÎÎÎ ÎÎÎÎ
vs vs
INPUT-TO-OUTPUT VOLTAGE DIFFERENTIAL INPUT-TO-OUTPUT VOLTAGE DIFFERENTIAL
2
ÎÎÎÎ 2
ÎÎÎÎ
1.8
ÎÎÎÎ
tw = 1 ms 1.8
ÎÎÎÎ
tw = 30 ms
ÎÎÎÎ ÎÎÎÎ
1.6 1.6
1.4 1.4
1.2
ÎÎÎÎ 1.2
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ ÎÎÎÎ
ÎÎÎÎ
TJ = 0°C
TJ = 0°C
1 1
ÎÎÎÎ ÎÎÎÎ
ÎÎÎÎÎÎÎÎ ÎÎÎÎ
0.8 0.8 TJ = 25°C
ÎÎÎÎÎÎÎÎ ÎÎÎÎ
0.6 TJ = 25°C 0.6
ÎÎÎÎ ÎÎÎÎ
0.4 0.4
TJ = 125°C TJ = 125°C
0.2 0.2
0 0
0 25 50 75 100 125 0 25 50 75 100 125
VI − VO − Input-to-Output Voltage Differential − V VI − VO − Input-to-Output Voltage Differential − V
Figure 1. Figure 2.
ÎÎÎÎÎ
vs vs
TIME OUTPUT VOLTAGE
1.6
1.4
ÎÎÎÎÎ
ÎÎÎÎÎ
VI − VO = 25 V
TJ = 25°C
120
100
1.2
Output Current Limit − A
Ripple Rejection − dB
80
ÎÎÎÎÎÎ
1
0.8 60
ÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎÎÎÎ
0.6
40 VI(AV) − VO = 25 V
0.4
ÎÎÎÎÎÎ
∆VI(PP) = 10 V
ÎÎÎÎÎÎ
IO = 100 mA
20 f = 120 Hz
ÎÎÎÎÎÎ
0.2 Co = 0
TJ = 25°C
0 0
0 10 20 30 40 0 10 20 30 40 50 60 70 80 90 100
Time − ms VO − Output Voltage − V
Figure 3. Figure 4.
100 90
ÎÎÎÎ
80
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
Ripple Rejection − dB
80
Ripple Rejection − dB
70
Co = 10 µF
ÎÎÎÎÎ ÎÎÎ
60
ÎÎÎÎÎ
60 50
ÎÎÎÎÎ ÎÎÎ
ÎÎÎÎÎ 40
ÎÎÎÎÎ ÎÎÎ
ÎÎÎÎÎ VI(AV) = 25 V
ÎÎÎÎÎ ÎÎÎ
Co = 0
ÎÎÎÎÎ ÎÎÎÎÎ
40 30
∆VI(PP) = 10 V VI(AV) = 25 V
∆VI(PP) = 10 V
ÎÎÎÎÎ ÎÎÎÎÎ
VO = 10 V
20
f = 120 Hz VO = 10 V
ÎÎÎÎÎ ÎÎÎÎÎ
20 Co = 0 IO = 500 mA
10
TJ = 25°C TJ = 25°C
0 0
0 100 200 300 400 500 600 700 800 0.01 0.1 1 10 100 1000
IO − Output Current − mA f − Frequency − kHz
Figure 5. Figure 6.
ÎÎÎÎ ÎÎÎÎ
vs vs
FREQUENCY VIRTUAL JUNCTION TEMPERATURE
102
ÎÎÎÎ 1.30
ÎÎÎÎ
ÎÎÎÎ ÎÎÎÎ
VI = 35 V VI = 20 V
VO = 10 V IO = 15 mA
ÎÎÎÎ
1.29
101 IO = 500 mA
TJ = 25°C
V ref − Reference Voltage − V
Zo − Output Impedance − Ω
1.28
1
1.27
10−1 1.26
10−2 1.25
1.24
10−3
1.23
10−4 1.22
101 102 103 104 105 106 107 −75 −50 −25 0 25 50 75 100 125 150 175
f − Frequency − kHz TJ − Virtual Junction Temperature − °C
Figure 7. Figure 8.
Dropout Voltage − V
86 15
IO = 700 mA
IO = 600 mA
84 10 IO = 500 mA
IO = 250 mA
82 5 IO = 100 mA
IO = 15 mA
80 0
0 25 50 75 100 125 −75 −50 −25 0 25 50 75 100 125
TJ − Virtual Junction Temperature − °C TJ − Virtual Junction Temperature − °C
Figure 9. Figure 10.
IO = 15 mA to 700 mA 10
−0.1
I O − Output Current − mA
8
−0.2
TJ = 25°C
6
TJ = 125°C
−0.3
4
−0.4
2
−0.5 0
0 25 50 75 100 125 150 0 25 50 75 100 125
TJ − Virtual Junction Temperature − °C VI − Input Voltage − V
Figure 11.
(1) This is the minimum current required to
maintain voltage regulation.
Figure 12.
ÎÎÎÎ
ÎÎÎÎ
LINE TRANSIENT RESPONSE LOAD TRANSIENT RESPONSE
∆ VO − Output Voltage Deviation − V
ÎÎÎ
ÎÎÎÎÎ
6
ÎÎÎÎÎ
Co = 0 4
0.4
ÎÎÎÎÎ
2
0.2 Co = 10 µF 0
0 −2
−0.2 −4
−6
Change in Input Voltage − V
I O − Output Current − A
0.8
VI = 35 V
1 0.6 VO = 10 V
0.4 Co = 1 µF
0.5 TJ = 25°C
0.2
0
0 1 2 3 4 0
0 40 80 120 160 200 240
Time − µs
Time − µs
DESIGN CONSIDERATIONS
The internal reference (see functional block diagram) generates 1.25 V nominal (Vref) between OUT and ADJ.
This voltage is developed across R1 and causes a constant current to flow through R1 and the programming
resistor R2, giving an output voltage of:
VO = Vref (1 + R2/R1) + lI(ADJ) (R2)
or
VO ≈ Vref (1 + R2/R1)
The TL783 was designed to minimize the input current at ADJ and maintain consistency over line and load
variations, thereby minimizing the associated (R2) error term.
To maintain II(ADJ) at a low level, all quiescent operating current is returned to the output terminal. This quiescent
current must be sunk by the external load and is the minimum load current necessary to prevent the output from
rising. The recommended R1 value of 82 Ω provides a minimum load current of 15 mA. Larger values can be
used when the input-to-output differential voltage is less than 125 V (see the output-current curve in Figure 12) or
when the load sinks some portion of the minimum current.
Bypass Capacitors
The TL783 regulator is stable without bypass capacitors; however, any regulator becomes unstable with certain
values of output capacitance if an input capacitor is not used. Therefore, the use of input bypassing is
recommended whenever the regulator is located more than four inches from the power-supply filter capacitor. A
1-µF tantalum or aluminum electrolytic capacitor usually is sufficient.
Adjustment-terminal capacitors are not recommended for use on the TL783 because they can seriously degrade
load transient response, as well as create a need for extra protection circuitry. Excellent ripple rejection presently
is achieved without this added capacitor.
Due to the relatively low gain of the MOS output stage, output voltage dropout may occur under large-load
transient conditions. The addition of an output bypass capacitor greatly enhances load transient response and
prevents dropout. For most applications, it is recommended that an output bypass capacitor be used, with a
minimum value of:
Co (µF) = 15/VO
Larger values provide proportionally better transient-response characteristics.
Protection Circuitry
The TL783 regulator includes built-in protection circuits capable of guarding the device against most overload
conditions encountered in normal operation. These protective features are current limiting, safe-operating-area
protection, and thermal shutdown. These circuits protect the device under occasional fault conditions only.
Continuous operation in the current limit or thermal shutdown mode is not recommended.
The internal protection circuits of the TL783 protect the device up to maximum-rated VI as long as certain
precautions are taken. If Vl is switched on instantaneously, transients exceeding maximum input ratings may
occur, which can destroy the regulator. Usually, these are caused by lead inductance and bypass capacitors
causing a ringing voltage on the input. In addition, when rise times in excess of 10 V/ns are applied to the input,
a parasitic npn transistor in parallel with the DMOS output can be turned on, causing the device to fail. If the
device is operated over 50 V and the input is switched on, rather than ramped on, a low-Q capacitor, such as
tantalum or aluminum electrolytic, should be used, rather than ceramic, paper, or plastic bypass capacitors. A Q
factor of 0.015, or greater, usually provides adequate damping to suppress ringing. Normally, no problems occur
if the input voltage is allowed to ramp upward through the action of an ac line rectifier and filter network.
Similarly, when an instantaneous short circuit is applied to the output, both ringing and excessive fall times can
result. A tantalum or aluminum electrolytic bypass capacitor is recommended to eliminate this problem. However,
if a large output capacitor is used, and the input is shorted, addition of a protection diode may be necessary to
prevent capacitor discharge through the regulator. The amount of discharge current delivered is dependent on
output voltage, size of capacitor, and fall time of Vl. A protective diode (see Figure 15) is required only for
capacitance values greater than:
Co (µF) = 3 × 104/(VO)2
Care always should be taken to prevent insertion of regulators into a socket with power on. Power should be
turned off before removing or inserting regulators.
TL783
VI IN OUT VO
ADJ
R1
Co
R2
Load Regulation
The current-set resistor (R1) should be located close to the regulator output terminal, rather than near the load.
This eliminates long line drops from being amplified, through the action of R1 and R2, to degrade load regulation.
To provide remote ground sensing, R2 should be near the load ground.
TL783 VO Rline
VI IN OUT
ADJ
R1 RL
R2
APPLICATION INFORMATION
TL783 ǒ
VO + Vref 1 ) R2
R1
Ǔ VI = 145 to 200 V
VI = 125 V IN OUT
ADJ 7.5 kΩ, 1 W
R1
82 Ω TIP150
+ +
1 µF 10 µF
(see Note A)
R2 120 V, 1.5 W
0 to 8 kΩ IN
OUT 125 V
ADJ
R1
0.1 µF TL783 82 Ω
+
R2 10 µF
8.2 kΩ, 2W
VI = 70 to 125 V 125 V
1Ω
10 Ω TIP30C
10 Ω
1 kΩ TIPL762
1 kΩ TIPL762
TL783
10 kΩ VO = 50 V TL783
IN
at 0.5 A
OUT IN 10 kΩ
ADJ OUT
82 Ω ǒ
VO + Vref 1 ) R2 Ǔ
ADJ R1
+ R1
50 µF 82 Ω
+
3.3 kΩ, 1W 50 µF
R2
Figure 19. 50-V Regulator With Current Boost Figure 20. Adjustable Regulator With Current Boost and
Current Limit
VI VI
Load
TL783
1 µF
V IN
I + ref
R OUT
TL783 ADJ
R
IN
OUT V ref
I+
ADJ R
R
Load
VCC VI = 90 V
TL783
TL783 IN
OUT
1 µF IN
ADJ
OUT 6.25 Ω
OUTPUT
ADJ
82 Ω
TL783
IN
OUT
R2
V+ ADJ
82 Ω
48 V
−
+
TL081 3.9 kΩ
INPUT
VOFFSET + Vref I ) R2
82
ǒ Ǔ
V−
Figure 23. High-Voltage Unity-Gain Offset Amplifier Figure 24. 48-V 200-mA Float Charger
PACKAGING INFORMATION
Orderable Device Status (1) Package Package Pins Package Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3)
Type Drawing Qty
TL783CKC OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL783CKCE3 OBSOLETE TO-220 KC 3 TBD Call TI Call TI
TL783CKCSE3 ACTIVE TO-220 KCS 3 50 Pb-Free CU SN N / A for Pkg Type
(RoHS)
TL783CKTER OBSOLETE PFM KTE 3 TBD Call TI Call TI
TL783CKTTR ACTIVE DDPAK/ KTT 3 500 Green (RoHS & CU SN Level-3-245C-168 HR
TO-263 no Sb/Br)
TL783CKTTRG3 ACTIVE DDPAK/ KTT 3 500 Green (RoHS & CU SN Level-3-245C-168 HR
TO-263 no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 2-Apr-2008
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 2-Apr-2008
Pack Materials-Page 2
MECHANICAL DATA
Thermal Tab
(See Note C)
0.360 (9,14)
0.295 (7,49)
0.350 (8,89)
NOM
0.320 (8,13)
0.420 (10,67)
0.310 (7,87)
0.410 (10,41)
1 3
0.025 (0,63)
Seating Plane
0.031 (0,79)
0.004 (0,10)
0.100 (2,54) 0.010 (0,25) M
0.005 (0,13)
0.200 (5,08)
0.001 (0,03)
0.041 (1,04)
0.010 (0,25) 0.031 (0,79)
NOM
Gage Plane
3°– 6°
0.010 (0,25)
4073375/F 12/00