Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

Runtime Stress Estimation for Three-dimensional IC Reliability Management Using Artificial Neural Network

Published: 06 November 2019 Publication History

Abstract

Heat dissipation and the related thermal-mechanical stress problems are the major obstacles in the development of the three-dimensional integrated circuit (3D IC). Reliability management techniques can be used to alleviate such problems and enhance the reliability of 3D IC. However, it is difficult to obtain the time-varying stress information at runtime, which limits the effectiveness of the reliability management. In this article, we propose a fast stress estimation method for runtime reliability management using artificial neural network (ANN). The new method builds ANN-based stress model by training offline using temperature and stress data. The ANN stress model is then used to estimate the important stress information, such as the maximum stress around each TSV, for reliability management at runtime. Since there are a variety of potential ANN structures to choose from for the ANN stress model, we analyze and test three ANN-based stress models with three major types of ANNs in this work: the normal ANN-based stress model, the ANN stress model with hand-crafted feature extraction, and the convolutional neural network–(CNN) based stress model. The structures of each ANN stress model and the functions of these structures in 3D IC stress estimation are demonstrated and explained. The new runtime stress estimation method is tested using the three ANN stress models with different layer configurations. Experiments show that the new method is able to estimate important stress information at extremely fast speed with good accuracy for runtime 3D IC reliability enhancement. Although all three ANN stress models show acceptable capabilities in runtime stress estimation, the CNN-based stress model achieves the best performance considering both stress estimation accuracy and computing overhead. Comparison with traditional method reveals that the new ANN-based stress estimation method is much more accurate with a slightly larger but still very small computing overhead.

References

[1]
JEDEC Solid State Technology Association. 2003. Failure Mechanisms and Models for Semiconductor Devices. Technical Report JEP122H.
[2]
Krit Athikulwongse, Jae-Seok Yang, David Z. Pan, and Sung Kyu Lim. 2013. Impact of mechanical stress on the full chip timing for through-silicon-via-based 3-D ICs. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 32, 6 (2013), 905--917.
[3]
Kaustav Banerjee, Shukri J. Souri, Pawan Kapur, and Krishna C. Saraswat. 2001. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 5 (May 2001), 602--633.
[4]
A. S. Budiman, H.-A.-S. Shin, B.-J. Kim, S.-H. Hwang, H.-Y. Son, M.-S. Suh, Q.-H. Chung, K.-Y. Byun, N. Tamura, M. Kunz, and Y.-C. Joo. 2012. Measurement of stresses in Cu and Si around through-silicon via by synchrotron X-ray microdiffraction for 3-dimensional integrated circuits. Microelectr. Reliabil. 52, 3 (2012), 530--533.
[5]
Tianqi Chen, Mu Li, Yutian Li, Min Lin, Naiyan Wang, Minjie Wang, Tianjun Xiao, Bing Xu, Chiyuan Zhang, and Zheng Zhang. [n.d.]. Mxnet: A flexible and efficient machine learning library for heterogeneous distributed systems. CoRR abs/1512.01274. Retrieved from http://arxiv.org/abs/1512.01274
[6]
Tao Chen, Dunming Liao, and Jianxin Zhou. 2013. Numerical simulation of casting thermal stress and deformation based on finite difference method. Materials Science Forum (MSF) 762 (2013), 224--229.
[7]
James Donald and Margaret Martonosi. 2006. Techniques for multicore thermal management: Classification and new exploration. In Proceedings of the International Symposium on Computer Architecture (ISCA’06). 78--88.
[8]
Wei-Ping Dow, Chun-Weia Lu, Jing-Yuan Lin, and Fu-Chiang Hsu. 2011. Highly selective Cu electrodeposition for filling through silicon holes. Electrochem. Solid-State Lett. 14, 6 (2011), 63--67.
[9]
Hadi Esmaeilzadeh, Emily Blem, Renee St. Amant, Karthikeyan Sankaralingam, and Doug Burger. 2012. Dark silicon and the end of multicore scaling. IEEE MICRO 32, 3 (May 2012), 122--134.
[10]
Ian Goodfellow, Yoshua Bengio, and Aaron Courville. 2016. Deep Learning. The MIT Press.
[11]
Ian Goodfellow, David Warde-Farley, Mehdi Mirza, Aaron Courville, and Yoshua Bengio. 2013. Maxout networks. In Proceedings of the International Conference on Machine Learning (ICML’13). 1319--1327.
[12]
John L. Henning. 2000. SPEC CPU 2000: Measuring CPU performance in the new millennium. IEEE Comput. 1, 7 (July 2000), 28--35.
[13]
John L. Henning. 2006. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Arch. News 34, 4 (Sep. 2006), 1--17.
[14]
Tengfei Jiang, Suk-Kyu Ryu, Qiu Zhao, Jay Im, Rui Huang, and Paul S. Ho. 2013. Measurement and analysis of thermal stresses in 3D integrated structures containing through-silicon-vias. Microelectr. Reliabil. 53, 1 (2013), 53--62.
[15]
Moongon Jung, Joydeep Mitra, David Z. Pan, and Sung Kyu Lim. 2014. TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC. Commun. ACM 57, 1 (Jan. 2014), 107--115.
[16]
Moongon Jung, David Z. Pan, and Sung Kyu Lim. 2012. Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs. In Proceedings of the Design Automation Conference (DAC’12). IEEE, 317--326.
[17]
John H. Lau and Tang Gong Yue. 2009. Thermal management of 3D IC integration with TSV (through silicon via). In Proceedings of the Electronic Components and Technology Conference (ECTC’09). 635--640.
[18]
Yann LeCun, Bernhard E. Boser, John S. Denker, Donnie Henderson, Richard E. Howard, Wayne E. Hubbard, and Lawrence D. Jackel. 1989. Backpropagation applied to handwritten zip code recognition. Neur. Comput. 1, 4 (1989), 541--551.
[19]
Feihui Li, Chrysostomos Nicopoulos, Thomas Richardson, Yuan Xie, Vijaykrishnan Narayanan, and Mahmut Kandemir. 2006. Design and management of 3D chip multiprocessors using network-in-memory. In Proceedings of the International Symposium on Computer Architecture (ISCA’06). 130--141.
[20]
Xi Liu, Qiao Chen, Venkatesh Sundaram, Rao R. Tummala, and Suresh K. Sitaraman. 2013. Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test. Microelectr. Reliabil. 53, 1 (2013), 70--78.
[21]
Jieyi Long, Seda Ogrenci Memik, Gokhan Memik, and Rajarshi Mukherjee. 2008. Thermal monitoring mechanisms for chip multiprocessors. ACM Trans. Arch. Code Opt. 5, 2 (Aug. 2008), 9:1--9:33.
[22]
Kuan H. Lu, Xuefeng Zhang, Suk-Kyu Ryu, Jay Im, Rui Huang, and Paul S. Ho. 2009. Thermo-mechanical reliability of 3-D ICs containing through silicon vias. In Proceedings of the Electronic Components and Technology Conference (ECTC’09). 630--634.
[23]
Sravan K. Marella and Sachin S. Sapatnekar. 2015. A holistic analysis of circuit performance variations in 3-D ICs with thermal and TSV-induced stress considerations. IEEE Trans. VLSI Syst. 23, 7 (Jul. 2015), 1308--1321.
[24]
Jie Meng, Katsutoshi Kawakami, and Ayse K Coskun. 2012. Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints. In Proceedings of the Design Automation Conference (DAC’12). 648--655.
[25]
Joydeep Mitra, Moongon Jung, Suk-Kyu Ryu, Rui Huang, Sung-Kyu Lim, and David Z. Pan. 2011. A fast simulation framework for full-chip thermo-mechanical stress and reliability analysis of through-silicon-via based 3D ICs. In Proceedings of the Electronic Components and Technology Conference (ECTC’11). IEEE, 746--753.
[26]
Santiago Pagani, Heba Khdr, Jian-Jia Chen, Muhammad Shafique, Minming Li, and Jörg Henkel. 2017. Thermal safe power (TSP): Efficient power budgeting for heterogeneous manycore systems in dark silicon. IEEE Trans. Comput. 66, 1 (Jan. 2017), 147--162.
[27]
David Z. Pan, Sung Kyu Lim, Krit Athikulwongse, Moongon Jung, Joydeep Mitra, Jiwoo Pak, Mohit Pathak, and Jae-Seok Yang. 2012. Design for manufacturability and reliability for TSV-based 3D ICs. In Proceedings of the Asia South Pacific Design Automation Conference (ASP-DAC’12). 750--755.
[28]
Robert S. Patti. 2006. Three-dimensional integrated circuits and the future of system-on-chip designs. Proc. IEEE 94, 6 (Jun. 2006), 1214--1224.
[29]
P. Saettler, M. Hecker, M. Boettcher, C. Rudolph, and K.J. Wolter. 2015. μ-Raman spectroscopy and FE-modeling for TSV-stress-characterization. Microelectr. Eng. 137 (2015), 105--110.
[30]
Anderson Pires Singulani, Hajdin Ceric, and Siegfried Selberherr. 2013. Stress evolution in the metal layers of TSVs with Bosch scallops. Microelectr. Reliabil. 53, 9 (2013), 1602--1605.
[31]
Arvind Sridhar, Alessandro Vincenzi, Martino Ruggiero, Thomas Brunschwiler, and David Atienza. 2010. 3D-ICE: Fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling. In Proceedings of the International Conference on Computer Aided Design (ICCAD’10). 463--470.
[32]
Jayanth Srinivasan. 2006. Lifetime Reliability Aware Microprocessors. Ph.D. Dissertation. University of Illinois at Urbana-Champaign.
[33]
Jayanth Srinivasan, Sarita V. Adve, Pradip Bose, and Jude A. Rivers. 2004. The case for lifetime reliability-aware microprocessors. In Proceedings of the International Symposium on Computer Architecture (ISCA’04). 276--287.
[34]
Hai Wang, Jian Ma, Sheldon X.-D. Tan, Chi Zhang, He Tang, Keheng Huang, and Zhenghong Zhang. 2016. Hierarchical dynamic thermal management method for high-performance many-core microprocessors. ACM Trans. Des. Autom. Electr. Syst. 22, 1 (Jul. 2016), 1:1--1:21.
[35]
Hai Wang, Diya Tang, Ming Zhang, Sheldon X.-D. Tan, Chi Zhang, He Tang, and Yuan Yuan. 2019. GDP: A greedy based dynamic power budgeting method for multi/many-core systems in dark silicon. IEEE Trans. Comput. 68, 4 (Apr. 2019), 526--541.
[36]
Hai Wang, Jiachun Wan, Sheldon X.-D. Tan, Chi Zhang, He Tang, Yuan Yuan, Keheng Huang, and Zhenghong Zhang. 2018. A fast leakage-aware full-chip transient thermal estimation method. IEEE Trans. Comput. 67, 5 (May 2018), 617--630.
[37]
Roshan Weerasekera, Li-Rong Zheng, Dinesh Pamunuwa, and Hannu Tenhunen. 2007. Extending systems-on-chip to the third dimension: Performance, cost and technological tradeoffs. In Proceedings of the International Conference on Computer Aided Design (ICCAD’07). 212--219.
[38]
Jae-Seok Yang, Krit Athikulwongse, Young-Joon Lee, Sung Kyu Lim, and David Z. Pan. 2010. TSV stress aware timing analysis with applications to 3D-IC layout optimization. In Proceedings of the Design Automation Conference (DAC’10). 803--806.
[39]
Song Yao, Xiaoming Chen, Yu Wang, Yuchun Ma, Yuan Xie, and Huazhong Yang. 2014. Efficient region-aware P/G TSV planning for 3D ICs. In Proceedings of the International Symposium on Quality Electronic Design (ISQED’14). 171--178.
[40]
Li Yu, Wen-Yao Chang, Kewei Zuo, Jean Wang, Douglas Yu, and Duane Boning. 2012. Methodology for analysis of TSV stress induced transistor variation and circuit performance. In Proceedings of the International Symposium on Quality Electronic Design (ISQED’12). 216--222.
[41]
Lang Zhang, Hai Wang, and Sheldon X.-D. Tan. 2016. Fast stress analysis for runtime reliability enhancement of 3D IC using artificial neural network. In Proceedings of the International Symposium on Quality Electronic Design (ISQED’16). 173--178.
[42]
Hao Zhou, Hengliang Zhu, Tao Cui, David Z. Pan, Dian Zhou, and Xuan Zeng. 2018. Thermal stress and reliability analysis of TSV-based 3-D ICs with a novel adaptive strategy finite element method. IEEE Trans. VLSI Syst. 26, 7 (2018), 1312--1325.
[43]
Qiaosha Zou, Eren Kursun, and Yuan Xie. 2017. Thermomechanical stress-aware management for 3-D IC designs. IEEE Trans. VLSI Syst. 25, 9 (2017), 2678--2682.

Cited By

View all
  • (2023)fastESN: Fast Echo State NetworkIEEE Transactions on Neural Networks and Learning Systems10.1109/TNNLS.2022.316746634:12(10487-10501)Online publication date: Dec-2023
  • (2023)3D-DNaPE: Dynamic Neighbor-Aware Performance Enhancement for Thermally Constrained 3D Many-Core SystemsIEEE Access10.1109/ACCESS.2023.333628011(131964-131978)Online publication date: 2023
  • (2021)Micro Solder Joint Reliability and Warpage Investigations of Extremely Thin Double-Layered Stacked-Chip PackagingJournal of Electronic Packaging10.1115/1.4050198144:1Online publication date: 6-Aug-2021
  • Show More Cited By

Index Terms

  1. Runtime Stress Estimation for Three-dimensional IC Reliability Management Using Artificial Neural Network

        Recommendations

        Comments

        Information & Contributors

        Information

        Published In

        cover image ACM Transactions on Design Automation of Electronic Systems
        ACM Transactions on Design Automation of Electronic Systems  Volume 24, Issue 6
        November 2019
        275 pages
        ISSN:1084-4309
        EISSN:1557-7309
        DOI:10.1145/3357467
        • Editor:
        • Naehyuck Chang
        Issue’s Table of Contents
        Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Journal Family

        Publication History

        Published: 06 November 2019
        Accepted: 01 August 2019
        Revised: 01 July 2019
        Received: 01 November 2018
        Published in TODAES Volume 24, Issue 6

        Permissions

        Request permissions for this article.

        Check for updates

        Author Tags

        1. 3D IC
        2. Stress estimation
        3. artificial neural network
        4. reliability management

        Qualifiers

        • Research-article
        • Research
        • Refereed

        Funding Sources

        • National Natural Science Foundation of China

        Contributors

        Other Metrics

        Bibliometrics & Citations

        Bibliometrics

        Article Metrics

        • Downloads (Last 12 months)22
        • Downloads (Last 6 weeks)6
        Reflects downloads up to 10 Nov 2024

        Other Metrics

        Citations

        Cited By

        View all
        • (2023)fastESN: Fast Echo State NetworkIEEE Transactions on Neural Networks and Learning Systems10.1109/TNNLS.2022.316746634:12(10487-10501)Online publication date: Dec-2023
        • (2023)3D-DNaPE: Dynamic Neighbor-Aware Performance Enhancement for Thermally Constrained 3D Many-Core SystemsIEEE Access10.1109/ACCESS.2023.333628011(131964-131978)Online publication date: 2023
        • (2021)Micro Solder Joint Reliability and Warpage Investigations of Extremely Thin Double-Layered Stacked-Chip PackagingJournal of Electronic Packaging10.1115/1.4050198144:1Online publication date: 6-Aug-2021
        • (2021)A Review of Recent Research on Heat Transfer in Three-Dimensional Integrated Circuits (3-D ICs)IEEE Transactions on Components, Packaging and Manufacturing Technology10.1109/TCPMT.2021.306403011:5(802-821)Online publication date: May-2021
        • (2020)Runtime Performance Optimization of 3-D Microprocessors in Dark SiliconIEEE Transactions on Computers10.1109/TC.2020.3015711(1-1)Online publication date: 2020
        • (2019)Hierarchical Ensemble Reduction and Learning for Resource-constrained ComputingACM Transactions on Design Automation of Electronic Systems10.1145/336522425:1(1-21)Online publication date: 4-Dec-2019

        View Options

        Get Access

        Login options

        Full Access

        View options

        PDF

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader

        HTML Format

        View this article in HTML Format.

        HTML Format

        Media

        Figures

        Other

        Tables

        Share

        Share

        Share this Publication link

        Share on social media