Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
skip to main content
research-article

Mitigating Negative Impacts of Read Disturb in SSDs

Published: 01 September 2020 Publication History

Abstract

Read disturb is a circuit-level noise in solid-state drives (SSDs), which may corrupt existing data in SSD blocks and then cause high read error rate and longer read latency. The approach of read refresh is commonly used to avoid read disturb errors by periodically migrating the hot read data to other free blocks, but it places considerable negative impacts on I/O (Input/Output) responsiveness. This article proposes scheduling approaches on write data and read refresh operations, to mitigate the negative effects caused by read disturb. To be specific, we first construct a model to classify SSD blocks into two categories according to the estimated read error rate by referring to the factors of block’s P/E (Program/Erase) cycle and the accumulated read count to the block. Then, the data being intensively read will be redirected to the block having a small read error rate, as it is not sensitive to read disturb even though the data will be heavily requested. Moreover, we take advantage of reinforcement learning to predict the idle interval between two I/O requests for purposely conducting (partial) read refresh operations. As a result, it is able to minimize negative impacts toward subsequent incoming I/O requests and to ensure I/O responsiveness. Through a series of emulation tests on several realistic disk traces, we demonstrate that the proposed mechanisms can noticeably yield performance improvements on the metrics of read error rate and I/O latency.

References

[1]
C. Matsui, C. Sun, and K. Takeuchi. 2017. Design of hybrid SSDs with storage class memory and NAND flash memory. In IEEE, 2017.
[2]
R. Chen, C. Zhang, Y. Wang, et al. 2019. DCR: Deterministic crash recovery for NAND flash storage systems. In IEEE TCAD, 2019.
[3]
R. Micheloni. 2017. Solid-state drive (SSD): A nonvolatile storage system. In IEEE, 2017.
[4]
M. Bjorling, J. Gonzalez, and P. Bonnet. 2017. LightNVM: The Linux open-channel SSD subsystem. In FAST, 2017.
[5]
L. Zuolo, C. Zambelli, R. Micheloni, et al. 2017. Solid-state drives: Memory driven design methodologies for optimal performance. In IEEE, 2017.
[6]
Y. Cai, Y. Luo, S. Ghose, et al. 2018. Read disturb errors in MLC NAND flash memory. arXiv preprint arXiv:1805.03283, 2018.
[7]
X. Shi, F. Wu, S. Wang S, et al. 2018. Program error rate-based wear leveling for NAND flash memory. In DATE, 2018.
[8]
W. Lee, M. Kang, S. Hong, et al. 2019. Interpage-based endurance-enhancing lower state encoding for MLC and TLC flash memory storages. In IEEE TVLSI, 2019.
[9]
I. Narayanan, D. Wang, M. Jeon, et al. 2016. SSD failures in datacenters: What? When? And why? In SYSTOR, 2016.
[10]
Y. Cai, E. Haratsch, O. Mutlu, et al. 2012. Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis. In DATE, 2012.
[11]
Y. Cai, E. Haratsch, O. Mutlu, et al. 2013. Threshold voltage distribution in NAND flash memory: Characterization, analysis, and modeling. In DATE, 2013.
[12]
Y. Cai, Y. Luo, E. Haratsch, et al. 2015. Data retention in MLC NAND flash memory: Characterization, optimization, and recovery. In HPCA, 2015.
[13]
Y. Cai, O. Mutlu, E. Haratsch, et al. 2013. Program interference in MLC NAND flash memory: Characterization, modeling, and mitigation. In ICCD, 2013.
[14]
N. Mielke, T. Marquart, N. Wu, et al. 2013. Bit error rate in NAND flash memories. In IRPS, 2013.
[15]
L. Grupp, A. Caulfield, J. Coburn, et al. 2009. Characterizing flash memory: Anomalies, observations, and applications. In MICRO, 2009.
[16]
C. Manning. 2012. Yaffs NAND flash failure mitigation. Retrieved from https://yaffs.net/sites/default/files/downloads/YaffsNandFailure Mitigation.pdf.
[17]
Y. Cai, Y. Luo, S. Ghose, et al. 2015. Read disturb errors in MLC NAND flash memory: Characterization, mitigation, and recovery. In DSN, 2015.
[18]
C. Zambelli, P. Olivo, L. Crippa, et al. 2017. Uniform and concentrated read disturb effects in mid-1X TLC NAND flash memories for enterprise solid state drives. In IRPS, 2017.
[19]
K. Ha, J. Jeong and J. Kim. 2016. An integrated approach for managing read disturbs in high-density NAND flash memory. In IEEE TCAD, 2016.
[20]
Q. Li, L. Shi, Y. Di, et al. 2017. Exploiting process variation for read performance improvement on LDPC based flash memory storage systems. In ICCD, 2017.
[21]
Q. Li, L. Shi, Y. Di, et al. 2020. Process variation aware read performance improvement for LDPC-based NAND flash memory. In IEEE Trans. Reliability, 2020.
[22]
J. Werner, E. Cohen, and T. Canepa. 2014. Read disturb handling for non-volatile solid state media. U.S. Patent Application 13/729,966, 2014.
[23]
W. Liu, F. Wu, M. Zhang, et al. 2019. Characterizing the reliability and threshold voltage shifting of 3D charge trap NAND flash. In DATE, 2019.
[24]
K. Zhao, W. Zhao, H. Sun, et al. 2013. LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives. In FAST, 2013.
[25]
B. Kim, J. Choi, and S. Min. 2019. Design tradeoffs for SSD reliability. In FAST, 2019.
[26]
Y. Seo, J. Yun, W. Lee, and D. Jung. 2013. Memory controller, method of operating the same and memory system including the same, U.S. Patent 14/081 371, 2013.
[27]
L. Grupp, J. Davis, and S. Swanson. 2012. The bleak future of NAND flash memory. In FAST, 2012.
[28]
K. Ha, J. Jeong, and J. Kim. 2013. A read-disturb management technique for high-density NAND flash memory. In APSys, 2013.
[29]
C. Liu, Y. Chang, and Y. Chang. 2015. Read leveling for flash storage systems. In SYSTOR, 2015.
[30]
T. Wu, Y. Ma, and L. Chang. 2018. Flash read disturb management using adaptive cell bit-density with in-place reprogramming. In DATE, 2018.
[31]
E. Cheshmikhani, H. Farbeh, and H. Asadi. 2019. Enhancing reliability of STT-MRAM caches by eliminating read disturbance accumulation. In DATE, 2019.
[32]
Y. Sakamoto, M. Ishiguro, and G. Kitagawa. 1986. Akaike Information Criterion Statistics. Dordrecht, The Netherlands: D. Reidel, 81.
[33]
R. Johnson and D. Wichern. 2014. Applied Multivariate Statistical Analysis. 6th ed., Pearson Press.
[34]
C. Watkins and P. Dayan. 1992. Q-learning. Machine Learning (1992).
[35]
W. Kang, D. Shin, and S. Yoo. 2017. Reinforcement learning-assisted garbage collection to mitigate long-tail latency in SSD. In ACM TECS, 2017.
[36]
C. Wu, C. Ji, Q. Li, et al. 2020. Maximizing I/O throughput and minimizing performance variation via reinforcement learning based I/O merging for SSDs. In IEEE Trans. Computers, 2020.
[37]
R. Sutton and A. Barto. 1998. Introduction to Reinforcement Learning (1st ed.). MIT Press.
[38]
J. Li, X. Xu, X. Peng, et al. 2019. Pattern-based write scheduling and read balance-oriented wear-leveling for solid state drivers. In MSST, 2019.
[39]
C. Gao, L. Shi, Y. Di, et al. 2018. Exploiting chip idleness for minimizing garbage collection-induced chip access conflict on SSDs. In ACM TODAES, 2018.
[40]
W. Zhang, Q. Cao, H. Jiang, et al. 2018. PA-SSD: A page-type aware TLC SSD for improved write/read performance and storage efficiency. In ICS, 2018.
[41]
Y. Du, Y. Zhou, M. Zhang, et al. 2019. Adapting layer RBERs variations of 3D flash memories via multi-granularity progressive LDPC reading. In DAC, 2019.
[42]
Search Engine I/O. Retrieved from http://traces.cs.umass.edu/index.php/Storage/Storage.
[43]
Microsoft Production Server Traces. Retrieved from http://iotta.snia.org/traces/158.
[44]
C. Lee, T. Kumano, T. Matsuki, et al. 2017. Understanding storage traffic characteristics on enterprise virtual desktop infrastructure. In SYSTOR, 2017.
[45]
D. Narayanan, A. Donnelly, and A. Rowstron. 2008. Write off-loading: Practical power management for enterprise storage. In ACM TOS, 2008.
[46]
T. Na, J. Kim, S. Kang, et al. 2016. Read disturbance reduction technique for offset-canceling dual-stage sensing circuits in deep submicrometer STT-RAM. In IEEE Trans. on Circuits and Systems, 2016.

Cited By

View all
  • (2024)Modeling Retention Errors of 3D NAND Flash for Optimizing Data PlacementACM Transactions on Design Automation of Electronic Systems10.1145/365910129:4(1-24)Online publication date: 16-Apr-2024
  • (2024)Minato: A Read-Disturb-Aware Dynamic Buffer Management Scheme for NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.336410943:7(1930-1943)Online publication date: 9-Feb-2024
  • (2023)Cocktail: Mixing Data With Different Characteristics to Reduce Read Reclaims for nand Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.321467942:7(2336-2349)Online publication date: Jul-2023
  • Show More Cited By

Index Terms

  1. Mitigating Negative Impacts of Read Disturb in SSDs

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Transactions on Design Automation of Electronic Systems
    ACM Transactions on Design Automation of Electronic Systems  Volume 26, Issue 1
    January 2021
    234 pages
    ISSN:1084-4309
    EISSN:1557-7309
    DOI:10.1145/3422280
    Issue’s Table of Contents
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Journal Family

    Publication History

    Published: 01 September 2020
    Accepted: 01 July 2020
    Revised: 01 July 2020
    Received: 01 January 2020
    Published in TODAES Volume 26, Issue 1

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. Solid-state drive (SSD)
    2. read disturb
    3. read errors
    4. read refresh
    5. scheduling

    Qualifiers

    • Research-article
    • Research
    • Refereed

    Funding Sources

    • the Opening Project of State Key Laboratory for and Novel Software Technology
    • National Natural Science Foundation of China
    • Hunan Provincial Natural Science Foundation of China
    • Natural Science Foundation Project of CQ CSTC

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)123
    • Downloads (Last 6 weeks)26
    Reflects downloads up to 18 Aug 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2024)Modeling Retention Errors of 3D NAND Flash for Optimizing Data PlacementACM Transactions on Design Automation of Electronic Systems10.1145/365910129:4(1-24)Online publication date: 16-Apr-2024
    • (2024)Minato: A Read-Disturb-Aware Dynamic Buffer Management Scheme for NAND Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2024.336410943:7(1930-1943)Online publication date: 9-Feb-2024
    • (2023)Cocktail: Mixing Data With Different Characteristics to Reduce Read Reclaims for nand Flash MemoryIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2022.321467942:7(2336-2349)Online publication date: Jul-2023
    • (2023)Read Disturb and Reliability: The Complete Story for 3D CT NAND Flash2023 IEEE 12th Non-Volatile Memory Systems and Applications Symposium (NVMSA)10.1109/NVMSA58981.2023.00024(1-6)Online publication date: Aug-2023
    • (2022)Read Refresh Scheduling and Data Reallocation against Read Disturb in SSDsACM Transactions on Embedded Computing Systems10.1145/349525421:2(1-27)Online publication date: 8-Feb-2022
    • (2021)Block Attribute-aware Data Reallocation to Alleviate Read Disturb in SSDs2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE51398.2021.9474023(1096-1099)Online publication date: 1-Feb-2021
    • (2021)Adaptive One-way SLC/TLC Mode Conversion in High Density SSDsIEICE Electronics Express10.1587/elex.18.20210195Online publication date: 2021

    View Options

    Get Access

    Login options

    Full Access

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    HTML Format

    View this article in HTML Format.

    HTML Format

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media