Application-Specific Cross-Layer Optimization Based on Predictive Variable-Latency VLSI Design
Abstract
References
Index Terms
- Application-Specific Cross-Layer Optimization Based on Predictive Variable-Latency VLSI Design
Recommendations
A VLSI Modulo m Multiplier
A novel method to compute the exact digits of the modulo m product of integers is proposed, and a modulo m multiply structure is defined. Such a structure can be implemented by means of a few fast VLSI binary multipliers, and a response time of about ...
High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree
A high-speed VLSI multiplication algorithm internally using redundant binary representation is proposed. In n bit binary integer multiplication, n partial products are first generated and then added up pairwise by means of a binary tree of redundant ...
High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits
Presents a very-large-scale-integration (VLSI)-oriented high-speed multiplier design method based on carry-propagation-free addition trees and a circuit technique, so-called multiple-valued current-mode (MVCM) circuits. The carry-propagation-free ...
Comments
Information & Contributors
Information
Published In
![cover image ACM Journal on Emerging Technologies in Computing Systems](/cms/asset/ea429d45-4426-48d1-8fde-bbafeec6d992/2828988.cover.jpg)
- Editor:
- Krishnendu Chakrabarty
Publisher
Association for Computing Machinery
New York, NY, United States
Journal Family
Publication History
Check for updates
Author Tags
Qualifiers
- Research-article
- Research
- Refereed
Funding Sources
- National Science Foundation
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 230Total Downloads
- Downloads (Last 12 months)4
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in