Cited By
View all- Lim YKamsani NSidek RHashim SRokhani F(2023)Energy-Performance Optimization via P/N Ratio Sizing With Full Diffusion Layout Structure and Standard Cell Height Tuning in Near-Threshold Voltage OperationIEEE Access10.1109/ACCESS.2022.323089711(12536-12546)Online publication date: 2023
- Valdes APossani VMarranghello FReis ARibas R(2016)Performance evaluation of optimized transistor networks built using independent-gate FinFET2016 IEEE 7th Latin American Symposium on Circuits & Systems (LASCAS)10.1109/LASCAS.2016.7451051(227-230)Online publication date: Feb-2016
- Abouzeid FBienfait AAkyel KClerc SCiampolini LRoche P(2013)Scalable 0.35V to 1.2V SRAM bitcell design from 65nm CMOS to 28nm FDSOI2013 Proceedings of the ESSCIRC (ESSCIRC)10.1109/ESSCIRC.2013.6649108(205-208)Online publication date: Sep-2013
- Show More Cited By