Cited By
View all- Pano VYilmaz IMore ATaskin B(2016)Energy aware routing of multi-level Network-on-Chip traffic2016 IEEE 34th International Conference on Computer Design (ICCD)10.1109/ICCD.2016.7753330(480-486)Online publication date: Oct-2016
In recent many-core architectures, the number of cores has been steadily increasing and thus the network latency between cores becomes an important issue for parallel application programs. Because packet-switched network structures are widely used for ...
In this paper, we aim to improve the performance and power metrics of packet-switched network-on-chips (NoCs) and benefits from the scalability and resource utilization advantages of NoCs and superior communication performance of point-to-point ...
The number of cores on the chip increases rapidly; therefore, scalability is the most important design choice. Mesh-based Networks-on-Chip (NoC) are the most widely used topologies as a scalable alternative for traditional shared bus in many-core chips ...
Association for Computing Machinery
New York, NY, United States
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in