Minimum delay optimization for domino logic circuits---a coupling-aware approach
Abstract
References
Index Terms
- Minimum delay optimization for domino logic circuits---a coupling-aware approach
Recommendations
Post-layout logic optimization of domino circuits
DAC '04: Proceedings of the 41st annual Design Automation ConferenceLogic duplication, a commonly used synthesis technique to remove trapped inverters in reconvergent paths of Domino circuits, incurs high area and power penalties. In this paper, we propose a synthesis scheme to reduce the duplication cost by allowing ...
Postlayout optimization for synthesis of Domino circuits
Logic duplication, a commonly used synthesis technique to remove trapped inverters in reconvergent paths of Domino circuits, incurs high area and power penalties. In this article, we propose a synthesis scheme to reduce the duplication cost by allowing ...
Low-power dual Vth pseudo dual Vdd domino circuits
SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system designDomino logic is a commonly used alternative to CMOS logic for designing circuits with high speed and/or low area requirements. Although it provides higher speed and lower area, domino logic has relatively higher dynamic power consumption than CMOS logic ...
Comments
Information & Contributors
Information
Published In
Publisher
Association for Computing Machinery
New York, NY, United States
Journal Family
Publication History
Check for updates
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 626Total Downloads
- Downloads (Last 12 months)3
- Downloads (Last 6 weeks)0
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in