Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Scribd Logo
Upload

Welcome to Scribd!

  • 40 views

    B.E Degree Examinations: April/May 2016

    Uploaded by

    PRAVEEN O.K
    This document contains a sample exam for a Digital Signal Processing course. It includes three parts - Part A contains 10 multiple choice questions; Part B contains 10 short answer questions requiring under 40 words each; Part C contains 5 long answer questions requiring up to 400 words each. Question 21 in Part C is compulsory and requires explaining the architecture of the TMS320C54XX processor with a block diagram. The remaining questions in Parts B and C cover topics such as signal representations, Z-transforms, DFT, filtering, and processor features.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd

    B.E Degree Examinations: April/May 2016

    Uploaded by

    PRAVEEN O.K
    40 views3 pages
    This document contains a sample exam for a Digital Signal Processing course. It includes three parts - Part A contains 10 multiple choice questions; Part B contains 10 short answer questions requiring under 40 words each; Part C contains 5 long answer questions requiring up to 400 words each. Question 21 in Part C is compulsory and requires explaining the architecture of the TMS320C54XX processor with a block diagram. The remaining questions in Parts B and C cover topics such as signal representations, Z-transforms, DFT, filtering, and processor features.

    Original Description:

    gfgjkn

    Original Title

    10235

    Copyright

    © © All Rights Reserved

    Available Formats

    PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    This document contains a sample exam for a Digital Signal Processing course. It includes three parts - Part A contains 10 multiple choice questions; Part B contains 10 short answer questions requiring under 40 words each; Part C contains 5 long answer questions requiring up to 400 words each. Question 21 in Part C is compulsory and requires explaining the architecture of the TMS320C54XX processor with a block diagram. The remaining questions in Parts B and C cover topics such as signal representations, Z-transforms, DFT, filtering, and processor features.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    40 views3 pages

    B.E Degree Examinations: April/May 2016

    Uploaded by

    PRAVEEN O.K
    This document contains a sample exam for a Digital Signal Processing course. It includes three parts - Part A contains 10 multiple choice questions; Part B contains 10 short answer questions requiring under 40 words each; Part C contains 5 long answer questions requiring up to 400 words each. Question 21 in Part C is compulsory and requires explaining the architecture of the TMS320C54XX processor with a block diagram. The remaining questions in Parts B and C cover topics such as signal representations, Z-transforms, DFT, filtering, and processor features.

    Copyright:

    © All Rights Reserved
    Download as PDF, TXT or read online from Scribd
    Download as pdf or txt
    of 3

    Register Number: ………….

    B.E DEGREE EXAMINATIONS: APRIL/MAY 2016


    (Regulation 2013)
    Sixth Semester
    ELECTRICAL AND ELECTRONICS ENGINEERING
    U13ECT631: Digital Signal Processing
    Time: Three Hours Maximum Marks: 100
    Answer all the Questions:-
    PART A (10 x 1 = 10 Marks)
    1. The energy of the signal x(n) = u(n) is
    a) b)

    c) d)

    2. A system is said to be …………….. if the output of the system at any time n depends only on
    present and past input, but does not depend on future inputs.
    3. The Z transform of a digital impulse signal is
    a) 1 b) 0
    c) d)

    4. The Fourier transform of a sequence x(n) is ……………..


    5. Which of the following is the circular convolution property of the DFT in frequency domain
    a) X1(k) + X2(k) b) X1(k) .X2(k)
    c) X1(k) - X2(k) d) X1(k) / X2(k)
    6. If X(k) is DFT of a sequence x(n), then DFT of imaginary part of x(n) is ……………..
    7. Which of the following method is used for design of FIR filter
    a) Window method b) Time sampling method
    c) Minimum design d) Maximum design
    8. ……………..filters are of recursive type where the present output sample depends on the present
    input, past input samples and output samples.
    9. The pipeline depth of TMS320C54x is
    a) 2 b) 4
    c) 6 d) 8
    10. TMS320C54x CPU consists of ……………..bit ALU
    Page 1 of 3
    PART B (10 x 2 = 20 Marks)
    (Answer not more than 40 words)
    11. Distinguish between continuous and discrete systems.
    12. What is aliasing effect?
    13. Define Z transform.
    14. Find the convolution for x(n)={1,2,1} ; h(n) ={1,1,1} signals using Z transform.
    15. List the properties of DFT.
    16. Draw 4 point radix -2 DIF-FFT butterfly structure for DFT.
    17. Distinguish between FIR filter and IIR filter.
    18. Classify the windowing techniques.
    19. What are the features of TMS320C54XX processor?
    20. What are the uses of MATLAB in Digital signal processing?

    PART C (5 x 14 = 70 Marks)
    (Answer not more than 400 words)
    Q.No. 21 is Compulsory
    21. Explain with a neat block diagram, the architecture of TMS320C54XX
    processor.

    22. (a) (i) Determine the power and energy values for the signals (8)

    and
    (ii) Describe the different types of digital signal representations. (6)
    (OR)
    (b) (i) Explain the process of quantization with necessary illustrations. (7)
    (ii) Explain with a neat diagram the sample and hold circuit with input and output (7)
    waveforms.

    23. (a) (i) List the Z transform properties (7)


    (ii) Find the inverse Z transform of (7)

    Using convolution method.


    (OR)
    (b) (i) Determine the Z transform and sketch the ROC of the signal (6)

    Page 2 of 3
    (ii) Determine the response of the system represented by (8)
    y(n) =0.7y(n-1)-0.12y(n-2)+x(n-1)+x(n-2) to input x(n) = nu(n) and Examine
    the stability of the system.

    24. (a) (i) Compute the 4-point DFT sequence x(n) = {0,1,2,3} using DIT and DIF (8)
    algorithm.
    (ii) Summarize the steps of radix -2 DIT-FFT algorithm (6)
    (OR)
    (b) (i) Find the 8-point DFT for the sequence x(n) ={2,2,2,2,1,1,1,1} by radix-2 DIT (8)
    FFT algorithm.
    (ii) Summarize the steps of radix -2 DIF-FFT algorithm (6)

    25. (a) (i) Realize the system given by difference equation (8)
    y(n) = -0.1y(n-1) + 0.72y(n-2) +0.7x(n) – 0.252x(n-2) in parallel form
    (ii) Summarize the steps to design an analog Chebyshev low pass filter. (6)
    (OR)
    (b) (i) Design an analog Butterworth filter that has a -2 dB passband attenuation at a (10)
    frequency of 20 rad/sec. and atleast -10 dB stopband attenuation at 30 rad/sec.
    (ii) Distinguish between Butterworth and Chebyshev filters (4)

    *************

    Page 3 of 3

    You might also like