Ice 2 As 01
Ice 2 As 01
Ice 2 As 01
0, 1 F eb 2002
PWM-FF IC
ICE2AS01/S01G
ICE2BS01/S01G
P o w e r M a n a g em e n t & S u p p l y
N e v e r s t o p t h i n k i n g .
ICE2AS01/G
ICE2BS01/G
For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or
the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://
www.infineon.com
Edition 2002-02-01
Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
D-81541 München
© Infineon Technologies AG 1999.
All Rights Reserved.
Attention please!
The information herein is given to describe certain components and shall not be considered as warranted char-
acteristics.
Terms of delivery and rights to technical change reserved.
We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding
circuits, descriptions and charts stated herein.
Infineon Technologies is an approved CECC manufacturer.
Information
For further information on technology, delivery terms and conditions and prices please contact your nearest Infin-
eon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).
Warnings
Due to technical requirements components may contain dangerous substances. For information on the types in
question please contact your nearest Infineon Technologies Office.
Infineon Technologies Components may only be used in life-support devices or systems with the express written
approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure
of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support
devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain
and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may
be endangered.
ICE2AS01/G
ICE2BS01/G
Product Highlights
P-DIP-8-4
• Enhanced Protection Functions all
with Auto Restart
• Lowest Standby Power Dissipation
• Very Accurate Current Limiting
P-DSO-8-3
Features Description
• Only few external Components required This stand alone controller provides several special
• Input Undervoltage Lockout enhancements to satisfy the needs for low power standby
• 67kHz/100kHz fixed Switching Frequency and protection features. In standby mode frequency
• Max Duty Cycle 72% reduction is used to lower the power consumption and
• Low Power Standby Mode to support provide a stable output voltage in this mode. The frequency
“Blue Angle” Norm reduction is limited to 20kHz / 21.5 kHz (typ.) to avoid
• Latched Thermal Shut Down audible noise. In case of failure modes like open loop,
• Overload and Open Loop Protection overvoltage or overload due to short circuit the device
• Overvoltage Protection during Auto Restart switches in Auto Restart Mode which is controlled by the
• Adjustable Peak Current Limitation via internal protection unit. By means of the internal precise
External Resistor peak current limitation the dimension of the transformer and
• Overall Tolerance of Current Limiting < ±5% the secondary diode can be lower which leads to more cost
• Internal Leading Edge Blanking efficiency.
• Soft Start
• Soft Switching for Low EMI
Typical Application
+
Snubber Converter
RStart-up DC Output
85 ... 270 VAC
-
CVCC
VCC
Feedback
Low Power Power
StandBy Management
SoftS Gate
PWM Controller
Soft-Start Control
Current Mode
CSoft Start Isense
Precise Low Tolerance
Peak Current Limitation
RSense
FB
Protection Unit
GND
ICE2AS01 / ICE2BS01
Feedback
GND (Ground)
Figure 1 Pin Configuration (top view) This pin is the ground of the primary side of the SMPS.
Figure 2
Version 2.0
+
Converter
Snubber DC Output
RStart-up CLine
85 ... 270 VAC VOUT
-
CVCC
VCC
Power Management
Undervoltage Internal
Lockout Bias
13.5V
C1
8.5V
16.5V
Power-Down 6.5V 0.72
Reset 5.3V Oscillator
Voltage Duty Cycle
6.5V 4.8V
4.0V Reference max
C2 Power-Up 4.0V
G1
Reset
RSoft-Start Clock
6
G2 5µs G4
T1 6.5V Driver
R Q
4.8V PWM Gate
C3 Comparator
RFB Error-Latch
0.3V
C5
Representative Blockdiagram
Current-Limit RSense
FB fosc Leading Edge 10kΩ
Thermal Comparator
Blanking
Shutdown fnorm Vcsth
Isense
200ns
Tj >140°C fstandby 0.8V D1
UFB
Propagation-Delay
Protection Unit Standby Unit
x3.65 Compensation
PWM OP
Improved Current Mode Current Limiting Optocoupler
ICE2AS01 / ICE2BS01
GND
ICE2BS01/SO1G ICE2AS01/SO1G
1 Feb 2002
ICE2BS01/G
ICE2AS01/G
Representative Blockdiagram
ICE2AS01/G
ICE2BS01/G
Functional Description
3 Functional Description
3.1 Power Management 3.2 Improved Current Mode
M ain L in e (1 00 V -3 80 V )
S o ft-S ta rt C o m p a ra to r
R S tart-U p
P o w er-D ow n 6.5 V PW M OP
R e set 5.3 V
V o lta g e
R efe ren ce
4.8 V
x3 .6 5 Ise n se
4.0 V
P o w er-U p
R e se t Im proved
C urrent M ode
R Q
P W M -L atch
6 .5 V
Figure 4 Current Mode
S Q
R Soft-Sta rt Current Mode means that the duty cycle is controlled
S o ftS E rro r-L a tch
by the slope of the primary current. This is done by
S o ft-S ta rt C om p ara tor
comparison the FB signal with the amplified current
sense signal.
C S oft-Start T1 E rror-D ete ctio n
A m p lified C u rren t S ig n al
0.8V
1 0 kΩ
x3 .6 5
R1 t
T2
V1
PW M OP Figure 7 Light Load Conditions
C1 2 0p F
3.2.1 PWM-OP
V oltage Ram p The input of the PWM-OP is applied over the internal
leading edge blanking to the external sense resistor
Figure 6 Improved Current Mode RSense connected to pin ISense. RSense converts the
source current into a sense voltage. The sense voltage
To improve the Current Mode during light load is amplified with a gain of 3.65 by PWM OP. The output
conditions the amplified current ramp of the PWM-OP of the PWM-OP is connected to the voltage source V1.
is superimposed on a voltage ramp, which is built by The voltage ramp with the superimposed amplified
the switch T2, the voltage source V1 and the 1st order current singal is fed into the positive inputs of the PWM-
low pass filter composed of R1 and C1 (see Figure 6, Comparator, C5 and the Soft-Start-Comparator.
Figure 7). Every time the oscillator shuts down for max.
duty cycle limitation the switch T2 is closed by VOSC.
When the oscillator triggers the Gate Driver T2 is 3.2.2 PWM-Comparator
opened so that the voltage ramp can start (see Figure The PWM-Comparator compares the sensed current
7). signal of the external Power Switch with the feedback
In case of light load the amplified current ramp is to signal VFB (see Figure 8). VFB is created by an external
small to ensure a stable regulation. In that case the optocoupler or external transistor in combination with
Voltage Ramp is a well defined signal for the the internal pullup resistor RFB and provides the load
comparison with the FB-signal. The duty cycle is then information of the feedback circuitry. When the
controlled by the slope of the Voltage Ramp. amplified current signal of the external Power Switch
By means of the C5 Comparator the Gate Driver is exceeds the signal VFB the PWM-Comparator switches
switched-off until the voltage ramp exceeds 0.3V. It off the Gate Driver.
allows the duty cycle to be reduced continously till 0%
by decreasing VFB below that threshold.
6 .5 V C4
5 .3 V G2 S Q
T Soft − Start
C Soft − Start =
G a te D rive r t R Soft − Start × 1, 69
V S o ftS kHz
fnorm
5 .3 V
f OSC
T S oft-S ta rt
fstandby
V FB t
1,0 1,1 1,2 1,3 1,4 1,5 1,6 1,7 1,8 1,9 2
V
VFB
4 .8 V
ICE2BS01 ICE2AS01
fnorm: 67kHz 100kHz
fstandby: 20kHz 21.5kHz
V OUT t
Figure 12 Frequency Dependence
V O UT
3.5 Current Limiting
T S ta rt-U p
There is a cycle by cycle current limiting realised by the
Current-Limit Comparator to provide an overcurrent
t detection. The source current of the external Power
Switch is sensed via an external sense resistor RSense .
Figure 11 Start Up Phase By means of RSense the source current is transformed to
a sense voltage VSense. When the voltage VSense
exceeds the internal threshold voltage Vcsth the
3.4 Oscillator and Frequency
Current-Limit-Comparator immediately turns off the
Reduction gate drive. To prevent the Current Limiting from
distortions caused by leading edge spikes a Leading
3.4.1 Oscillator Edge Blanking is integrated at the Current Sense.
Furthermore a Propagation Delay Compensation is
The oscillator generates a frequency fswitch = 100kHz. A added to support the immedeate shut down of the
resistor, a capacitor and a current source and current Power Switch in case of overcurrent.
sink which determine the frequency are integrated. The
charging and discharging current of the implemented
oscillator capacitor are internally trimmed, in order to 3.5.1 Leading Edge Blanking
achieve a very accurate switching frequency. The ratio
of controlled charge to discharge current is adjusted to
reach a max. duty cycle limitation of Dmax=0.72. V S en s e
S ig n a l2 S ig n a l1
I S e ns e t P ro pa ga tion D e la y
I p ea k 2 I O v ers h oo t2
I p ea k 1 Signal1 Signal2
t
I L im it
Figure 15 Dynamic Voltage Threshold Vcsth
I O v e rs ho ot1
V
t 1,3
1,25
Figure 14 Current Limiting 1,2
VSense
transistors as well as to protect them against failure modes are latched by an Error-Latch. Additional
undesirable gate overvoltages. thermal shutdown is latched by the Error-Latch. In case
of those failure modes the Error-Latch is set after a
blanking time of 5µs and the external Power Switch is
VCC shut down. That blanking prevents the Error-Latch from
distortions caused by spikes during operation mode.
P W M -La tch
3.8.1 Overload & Open loop with normal
1 load
G a te
Z1
O verload & O pen loop/norm al load
5µ s B la nking
FB
4 .8 V
F ailure
D e tectio n
V G a te ca . t = 1 3 0 n s
C L o ad = 1n F t
VC C
5V 1 3 .5 V
8 .5V
t
Figure 18 Gate Rising Slope
t
Thus the leading switch on spike is minimized. When Figure 19 Auto Restart Mode
the external Power Switch is switched off, the falling Figure 19 shows the Auto Restart Mode in case of
shape of the driver is slowed down when reaching 2V overload or open loop with normal load. The detection
to prevent an overshoot below ground. Furthermore the of open loop or overload is provided by the Comparator
driver circuit is designed to eliminate cross conduction C3, C4 and the AND-gate G2 (see Figure20).
of the output stage.
R S oft-S tart
S o ftS O pen loop & no load conditio n
5 µs B la n kin g
FB
5 .3V
R FB
4 .0V
O v erv olta g e
6 .5 V D e te ction P ha se
Figure 20 FB-Detection
T B urs t2 t
D rive r
The detection is activated by C4 when the voltage at T R es ta rt
pin SoftS exceeds 5.3V. Till this time the IC operates in
the Soft-Start Phase. After this phase the comparator
C3 can set the Error-Latch in case of open loop or
overload which leads the feedback voltage VFB to
exceed the threshold of 4.8V. After latching VCC
decreases till 8.5V and inactivates the IC. At this time O ve rvo ltag e D ete ctio n
t
the external Soft-Start capacitor is discharged by the VCC
internal transistor T1 due to Power Down Reset. When 1 6.5 V
1 3.5 V
the IC is inactive VCC increases till VCCon = 13.5V by
charging the Capacitor CVCC by means of the Start-Up 8.5 V
Resistor RStart-Up. Then the Error-Latch is reset by
Power Up Reset and the external Soft-Start capacitor
CSoft-Start is charged by the internal pullup resistor RSoft-
t
Start . During the Soft-Start Phase which ends when the
voltage at pin SoftS exceeds 5.3V the detection of
overload and open loop by C3 and G2 is inactive. In this Figure 21 Auto Restart Mode
way the Start Up Phase is not detected as an overload. Figure 21 shows the Auto Restart Mode for open loop
But the Soft-Start Phase must be finished within the and no load condition. In case of this failure mode the
Start Up Phase to force the voltage at pin FB below the converter output voltage increases and also VCC. An
failure detection threshold of 4.8V. additional protection by the comparators C1, C2 and
the AND-gate G1 is implemented to consider this
failure mode (see Figure 22).
VCC
6 .5 V E rro r L a tch
C1
1 6 .5 V G1
R S o ft-S ta rt
4 .0 V
S o ftS C2
C S o ft-S ta rt
T1 P o w e r U p R e se t
4 Electrical Characteristics
4.1 Absolute Maximum Ratings
Note: Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction
of the integrated circuit. For the same reason make sure, that any capacitor that will be connected to pin 6
(VCC) is discharged before assembling the application circuit.
4.3 Characteristics
Note: The electrical characteristics involve the spread of values guaranteed within the specified supply voltage
and junction temperature range TJ from – 25 °C to 125 °C.Typical values represent the median values,
which are related to 25°C. If not otherwise stated, a supply voltage of VCC = 15 V is assumed.
36
13,54
34
13,52
32
PI-004-190101
PI-001-190101
13,50
30
13,48
28
13,46
26
24 13,44
22 13,42
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
Figure 23 Start Up Current IVCC1 vs. Tj Figure 26 VCC Turn-On Threshold VVCCon vs. Tj
6,0 8,67
VCC Turn-Off Threshold V VCCoff [V]
8,64
Supply Current IVCC2 [mA]
5,7
8,61
8,58
5,4
8,55
PI-003-190101
PI-005-190101
8,52
5,1
8,49
8,46
4,8
8,43
4,5 8,40
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
Figure 24 Supply Current IVCC2 vs. Tj Figure 27 VCC Turn-Off Threshold VVCCoff vs. Tj
5,10
VCC Turn-On/Off Hysteresis V CCHY [V]
7,0
ICE2ASO1
6,8 ICE2ASO1G 5,07
Supply Current I VCC3 [mA]
6,6 5,04
6,4 5,01
6,2
4,98
PI-006-190101
PI-002-190101
6,0
4,95
5,8
ICE2BSO1
ICE2BSO1G 4,92
5,6
5,4 4,89
5,2 4,86
5,0
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 4,83
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
Figure 25 Supply Current IVCC3 vs. Tj Figure 28 VCC Turn-On/Off HysteresisVVCCHY vs. Tj
6,55
21,8
Trimmed Reference Voltage V REF [V]
[kHz]
6,54
21,7
6,53
f
6,52 21,5
6,51 21,4
PI-007-190101
PI-009-190101
6,50 21,3
6,49 21,2
6,48 21,1
6,47 21,0
6,46 20,9
6,45 20,8
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Figure 29 Trimmed Reference VREF vs. Tj Figure 32 Reduced Osc. Frequency fOSC2 vs. Tj
102,0 21,0
[kHz]
[kHz]
101,5 20,8
OSC4
ICE2BSO1G
f
100,0 20,2
PI-008-190101
PI-009a-190101
99,5 20,0
99,0 19,8
98,5 19,6
98,0 19,4
97,5 19,2
97,0 19,0
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Figure 30 Oscillator Frequency fOSC1 vs. Tj Figure 33 Reduced Osc. Frequency fOSC4 vs. Tj
70,0 4,70
Oscillator Frequency f OSC3 [kHz]
69,5 4,68
Frequency Ratio fOSC1/fOSC2
69,0
4,66
68,5
ICE2BSO1
4,64
68,0 ICE2ASO1
ICE2BSO1G
4,62 ICE2ASO1G
67,5
PI-008a-190101
PI-010-190101
67,0 4,60
66,5 4,58
66,0
4,56
65,5
4,54
65,0
64,5 4,52
64,0 4,50
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
Figure 31 Oscillator Frequency fOSC3 vs. Tj Figure 34 Frequency Ratio fOSC1 / fOSC2 vs. Tj
4,00
3,45
3,41 3,90
3,39 3,85
3,37 3,80
PI-013-190101
PI-010a-190101
ICE2BSO1 3,75
3,35
ICE2BSO1G
3,33 3,70
3,31 3,65
3,29 3,60
3,27 3,55
3,25 3,50
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
Figure 35 Frequency Ratio fOSC3 / fOSC4 vs. Tj Figure 38 Feedback Resistance RFB vs. Tj
0,730 58
Soft-Start Resistance R Soft-Start [kOhm]
0,728 56
0,726
54
0,724
Max. Duty Cycle
52
0,722
50
PI-011-190101
PI-014-190101
0,720
48
0,718
46
0,716
0,714 44
0,712 42
0,710 40
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
Figure 36 Max. Duty Cycle vs. Tj Figure 39 Soft-Start Resistance RSoft-Start vs. Tj
3,70 4,85
3,69 4,84
3,68 4,83
Detection Limit V FB2 [V]
3,67 4,82
PWM-OP Gain AV
3,66 4,81
PI-012-190101
PI-015-190101
3,65 4,80
3,64 4,79
3,63 4,78
3,62 4,77
3,61 4,76
3,60 4,75
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
5,35 1,010
5,34 1,008
5,33 1,006
5,32 1,004
5,31 1,002
PI-016-190101
PI-019-190101
5,30 1,000
5,29 0,998
5,28 0,996
5,27 0,994
5,26 0,992
5,25 0,990
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
Figure 41 Detection Limit VSoft-Start1 vs. Tj Figure 44 Peak Current Limitation Vcsth vs. Tj
4,05 280
4,04 270
Leading Edge Blanking t LEB [ns]
Detection Limit V Soft-Start2 [V]
4,03 260
4,02 250
4,01 240
PI-017-190101
PI-020-190101
4,00 230
3,99 220
3,98 210
3,97 200
3,96 190
3,95 180
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C] Junction Temperature [°C]
Figure 42 Detection Limit VSoft-Start2 vs. Tj Figure 45 Leading Edge Blanking VVCC1 vs. Tj
16,80
Overvoltage Detection Limit V VCC1 [V]
16,75
16,70
16,65
16,60
16,55
PI-018-190101
16,50
16,45
16,40
16,35
16,30
16,25
16,20
-25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125
Junction Temperature [°C]
6 Outline Dimension
P-DSO-8-3
(Plastic Dual Small
Outline)
Figure 46
P-DIP-8-4
(Plastic Dual In-line
Package)
Figure 47
Dimensions in mm
http://www.infineon.com