research-article

ADAM: run-time agent-based distributed application mapping for on-chip communication

Authors:

Mohammad Abdullah Al Faruque,

Jörg HenkelAuthors Info & Claims

DAC '08: Proceedings of the 45th annual Design Automation Conference

Pages 760 - 765

https://doi.org/10.1145/1391469.1391664

Published: 08 June 2008 Publication History

Abstract

Design-time decisions can often only cover certain scenarios and fail in efficiency when hard-to-predict system scenarios occur. This drives the development of run-time adaptive systems. To the best of our knowledge, we are presenting the first scheme for a run-time application mapping in a distributed manner using agents targeting for adaptive NoC-based heterogeneous multi-processor systems. Our approach reduces the overall traffic produced to collect the current state of the system (monitoring-traffic), needed for runtime mapping, compared to a centralized mapping scheme. In our experiment, we obtain 10.7 times lower monitoring traffic compared to the centralized mapping scheme proposed in [8] for a 64 x 64 NoC. Our proposed scheme also requires less execution cycles compared to a non-clustered centralized approach. We achieve on an average 7.1 times lower computational effort for the mapping algorithm compared to the simple nearest-neighbor (NN) heuristics proposed in [6] in a 64 x 32 NoC. We demonstrate the advantage of our scheme by means of a robot application and a set of multimedia applications and compare it to the state-of-the-art run-time mapping schemes proposed in [6, 8, 19].

References

[1]

L. Benini and G. De Micheli. "Networks on Chips: A new SoC paradigm". IEEE Computer, 35(1):70--78, 2002.

Digital Library

[2]

S. Bertozzi, A. Acquaviva, D. Bertozzi, and A. Poggiali. "Supporting task migration in multi-processor systems-on- chip: a feasibility study". DATE '06: Proc. of the Conf. on Design, Automation and Test in Europe, pages 15--20, 2006.

Digital Library

[3]

A. Bieszczad, B. Pagurek, and T. White. "Mobile agents for network management". IEEE Comm. surveys and tutorials, 1(1):2--9, 1998.

Digital Library

[4]

S. Borkar. "Thousand core chips - A technology perspective". DAC '07: Proc. of the 44th annual Conf. on Design Automation, pages 746--749, 2007.

Digital Library

[5]

H. Broersma, D. Paulusma, G. J. M. Smit, F. Vlaardinger-broek, and G. J. Woeginger. "The computational complexity of the minimum weight processor assignment problem". WG '04: Proc. of the 30th int. Workshop on Graph-theoretic concepts in computer science, pages 189--200, 2004.

Digital Library

[6]

E. Carvalho, N. Calazans, and F. Moraes. "Heuristics for dynamic task mapping in NoC-based heterogeneous MPSoCs". RSP '07: Proc. of the 18th IEEE int. workshop on Rapid System Prototyping, pages 34--40, May 2007.

Digital Library

[7]

J. Chan and S. Parameswaran. "NoCGEN: A template based reuse methodology for networks on chip architecture". VLSID '04: Proc. of the 17th int. Conf. on VLSI Design, pages 717--720, 2004.

Digital Library

[8]

C.-L. Chou and R. Marculescu. "Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels". CODES+ISSS '07: Proc. of the 5th IEEE/ACM int. Conf. on Hardware/software Codesign and system synthesis, pages 161--166, 2007.

Digital Library

[9]

W. J. Dally and B. Towles. "Route packets, not wires: Onchip interconnection networks". DAC '01: Proc. of the 38th Conf. on Design Automation, pages 684--689, 2001.

Digital Library

[10]

R. P. Dick. D. L. Rhodes, and W. Wolf. "TGFF: Task graphs for free". CODES/CASHE '98: Proc. of the 6th int. workshop on Hardware/software Codesign, pages 97--101, 1998.

Digital Library

[11]

M. A. A. Faruque, T. Ebi, and J. Henkel. "Run-time adaptive on-chip communication scheme". ICCAD '07: Proc. of the 2007 IEEE/ACM int. Conf. on Computer-aided design, pages 26--31, 2007.

Digital Library

[12]

A. Hansson, K. Goossens, and A. Rǎdulescu. "A unified approach to constrained mapping and routing on network-on-chip architectures". CODES+ISSS '05: Proc. of the 3rd IEEE/ACM int. Conf. on Hardware/software Codesign and system synthesis, pages 75--80, 2005.

Digital Library

[13]

J. Henkel, W. Wolf, and S. Chakradhar. "On-chip networks: A scalable, communication-centric embedded system design paradigm". VLSID '04: Proc. of the 17th int. Conf. on VLSI Design, pages 845--851, 2004.

Digital Library

[14]

P. Horn. "Autonomic computing: IBM's perspective on the state of information technology". IBM Corporation, 2001.

[15]

J. Hu and R. Marculescu. "Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures". DATE '03: Proc. of the Conf. on Design, Automation and Test in Europe, pages 10688--10693, 2003.

Digital Library

[16]

T. Lei and S. Kumar. "A two-step genetic algorithm for mapping task graphs to a network on chip architecture". DSD '03: Proc. of the Euromicro symposium on Digital Systems Design, pages 180--189, 2003.

Digital Library

[17]

V. Nollet, T. Marescaux, P. Avasare, D. Verkest, and J.-Y. Mignolet. "Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles". DATE '05: Proc. of the Conf. on Design. Automation and Test in Europe, pages 234--239, March 2005.

Digital Library

[18]

P. Azad, A. Ude, T. Asfour, G. Cheng, and R. Dillmann. "Image-based markerless 3D human motion capture using multiple cues". Proc. of the int. workshop on Vision Based Human-Robot Interaction, 2006.

[19]

L. Smit, G. Smit. J. Hurink, H. Broersma, D. Paulusma, and P. Wolkotte. "Run-time mapping of applications to a heterogeneous reconfigurable tiled system on chip architecture". FPL '04: Proc. of the IEEE int. Conf. on Field-Programmable Technology, pages 421--424, 2004.

[20]

P. Smith and N. C. Hutchinson. "Heterogeneous process migration: The Tui system". Software - Practice and Experience, 28(6):611--639, 1998.

Digital Library

[21]

Xilinx. "Virtex2 datasheets". http://www.xilinx.com/.

Cited By

Reza M(2023)Machine Learning Enabled Solutions for Design and Optimization Challenges in Networks-on-Chip based Multi/Many-Core ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/359147019:3(1-26)Online publication date: 30-Jun-2023
https://dl.acm.org/doi/10.1145/3591470
Dehghani AFadaei SRavaei BRahimiZadeh K(2023)Deadline-Aware and Energy-Efficient Dynamic Task Mapping and Scheduling for Multicore Systems Based on Wireless Network-on-ChipIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2023.331529811:4(1031-1044)Online publication date: Oct-2023
https://doi.org/10.1109/TETC.2023.3315298
Saleem SHussain FAmin WAhmed RZikria YIshmanov FYu H(2023)A Survey on Dynamic Application Mapping Approaches for Real-Time Network-on-Chip-Based PlatformsIEEE Access10.1109/ACCESS.2023.332923311(122694-122721)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3329233
Show More Cited By

Index Terms

ADAM: run-time agent-based distributed application mapping for on-chip communication
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems

Recommendations

An efficient energy- and bandwidth- aware mapping algorithm for regular NoC architecture
NoCArc '10: Proceedings of the Third International Workshop on Network on Chip Architectures

Mapping Intellectual Property (IP) cores onto a Network-on-Chip (NoC) architecture is an important phase of NoC design and the performance and energy consumption of the chip are the major issues that affect the design. In this paper, we analyze the ...
FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels
In this paper, we explore optimizing the bandwidth utilization of the network-on-chips (NoCs). We propose a flit-level speedup scheme to improve the NoC performance using self-reconfigurable bidirectional channels. For the NoC intrarouter bandwidth, in ...
System-level exploration of run-time clusterization for energy-efficient on-chip communication
NoCArc '09: Proceedings of the 2nd International Workshop on Network on Chip Architectures

System-level exploration of run-time power clusterization for energy-efficient on-chip communication is presented. Facilitated by multiple on-chip power-delivery-networks, areas of heavy or low traffics can be dynamically identified and adaptively ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '08: Proceedings of the 45th annual Design Automation Conference

June 2008

993 pages

ISBN:9781605581156

DOI:10.1145/1391469

General Chair:
Limor Fix
Intel Research Pittsburgh, Pittsburgh, PA

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

The EDA Consortium
IEEE/CASS/CANDE/CEDA
SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 08 June 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '08

Sponsor:

SIGDA

DAC '08: The 45th Annual Design Automation Conference 2008

June 8 - 13, 2008

California, Anaheim

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

133
Total Citations
View Citations
539
Total Downloads

Downloads (Last 12 months)15
Downloads (Last 6 weeks)1

Reflects downloads up to 30 Jul 2024

Other Metrics

View Author Metrics

Citations

Cited By

Reza M(2023)Machine Learning Enabled Solutions for Design and Optimization Challenges in Networks-on-Chip based Multi/Many-Core ArchitecturesACM Journal on Emerging Technologies in Computing Systems10.1145/359147019:3(1-26)Online publication date: 30-Jun-2023
https://dl.acm.org/doi/10.1145/3591470
Dehghani AFadaei SRavaei BRahimiZadeh K(2023)Deadline-Aware and Energy-Efficient Dynamic Task Mapping and Scheduling for Multicore Systems Based on Wireless Network-on-ChipIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2023.331529811:4(1031-1044)Online publication date: Oct-2023
https://doi.org/10.1109/TETC.2023.3315298
Saleem SHussain FAmin WAhmed RZikria YIshmanov FYu H(2023)A Survey on Dynamic Application Mapping Approaches for Real-Time Network-on-Chip-Based PlatformsIEEE Access10.1109/ACCESS.2023.332923311(122694-122721)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3329233
Amin WHussain FAnjum SSaleem SAhmad WHussain M(2023)HyDra: Hybrid Task Mapping Application Framework for NOC-Based MPSoCsIEEE Access10.1109/ACCESS.2023.327950111(52309-52326)Online publication date: 2023
https://doi.org/10.1109/ACCESS.2023.3279501
Weiss PSteinhorst S(2023)Predictable timing behavior of gracefully degrading automotive systemsDesign Automation for Embedded Systems10.1007/s10617-023-09271-xOnline publication date: 11-Apr-2023
https://doi.org/10.1007/s10617-023-09271-x
Chen PChen HZhou JLi MLiu WXiao CXie YGuan N(2021)Contention Minimization in Emerging SMART NoC via Direct and Indirect RoutesIEEE Transactions on Computers10.1109/TC.2021.3111517(1-1)Online publication date: 2021
https://doi.org/10.1109/TC.2021.3111517
Dalzotto ARuaro MErthal LMoraes F(2021)Management Application - a New Approach to Control Many-Core Systems2021 34th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design (SBCCI)10.1109/SBCCI53441.2021.9529989(1-6)Online publication date: 23-Aug-2021
https://doi.org/10.1109/SBCCI53441.2021.9529989
Dalzotto ARuaro MErthal LMoraes F(2021)Dynamic Mapping for Many-cores using Management Application Organization2021 28th IEEE International Conference on Electronics, Circuits, and Systems (ICECS)10.1109/ICECS53924.2021.9665547(1-6)Online publication date: 28-Nov-2021
https://doi.org/10.1109/ICECS53924.2021.9665547
Reza MZhao DBayoumi M(2021)Energy-efficient task-resource co-allocation and heterogeneous multi-core NoC design in dark silicon eraMicroprocessors & Microsystems10.1016/j.micpro.2021.10405586:COnline publication date: 1-Oct-2021
https://dl.acm.org/doi/10.1016/j.micpro.2021.104055
Gupta MBhargava LIndu S(2021)Mapping techniques in multicore processors: current and future trendsThe Journal of Supercomputing10.1007/s11227-021-03650-6Online publication date: 5-Feb-2021
https://doi.org/10.1007/s11227-021-03650-6
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents