article

A multiple bit upset tolerant SRAM memory

Authors:

Gustavo Neuberger,

Fernanda de Lima,

Luigi Carro,

Ricardo ReisAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 8, Issue 4

Pages 577 - 590

https://doi.org/10.1145/944027.944038

Published: 01 October 2003 Publication History

Get Access

Abstract

SRAMs are used nowadays in almost every electronic product. However, as technology shrinks transistor sizes, single and multiple bit upsets only observable in space applications previously are now reported at ground level. This article presents a high level technique to protect SRAM memories against multiple upsets based on correcting codes. The proposed technique combines Reed Solomon code and Hamming code to assure reliability in presence of multiple bit flips with reduced area and performance penalties. Multiple upsets were randomly injected in various combinations of memory cells to evaluate the robustness of the method. The experiment was emulated in a Virtex FPGA platform. Results show that 100% of the injected double faults and a large amount of multiple faults were corrected by the method.

References

[1]

Buchner, S., Campbell, A., Meehan, T., Clark, K., McMorrow, D., Dyer, C., Sanderson, C., Comber, C., and Kuboyama, S. 2000. Investigation of single-ion multiple-bit upsets in memories on board a space experiment. IEEE Trans. Nuc. Sci. (June). IEEE Computer Society Press, Los Alamitos, Calif.

Crossref

Google Scholar

[2]

Hentschke, R., Marques, F., Lima, F., Carro, L., Susin, A., and Reis, R. 2002. Analyzing area and performance penalty of protecting different digital modules with Hamming code and triple modular redundancy. In Proceedings of Symposium on Integrated Circuits and Systems Design (SBCCI).

Digital Library

Google Scholar

[3]

Houghton, A. D. 1997. The Engineer's Error Coding Handbook. Chapman & Hall, London, England.

Google Scholar

[4]

Johansson, K., Ohlsson, M., Olsson, N., Blomgren, J., and Renberg, P. 1999. Neutron induced single-word multiple-bit upset in SRAM. IEEE Trans. Nuc. Sci. (Dec.). IEEE Computer Society Press, Los Alamitos, Calif.

Crossref

Google Scholar

[5]

Johnston, A. 2000. Scaling and technology issues for soft error rates. In Proceedings of 4th Annual Research Conference on Reliability. Stanford University, Stanford, Calif.

Google Scholar

[6]

Lima, F., Carro, L., Velazco, R., and Reis, R. 2002. Injecting multiple upsets in a SEU tolerant 8051 Micro-controller. In Proceedings of Latin-American Test Workshop.

Digital Library

Google Scholar

[7]

Mentor. 2001. ModelSim SE User's Manual.

Google Scholar

[8]

Neuberger, G., Lima, F., and Reis, R. 2002. Designing a Reed-Solomon core optimized for area and performance. In Proceedings of XVII South Symposium on Microelectronics, June.

Google Scholar

[9]

Redinbo, G., Napolitano, L., and Andaleon, D. 1993. Multibit correcting data interface for fault-tolerant systems. IEEE Trans Comput. 42, 4 (Apr.).

Digital Library

Google Scholar

[10]

Reed, R. 1997. Heavy ion and proton induced single event multiple upsets. In Proceedings of IEEE Nuclear and Space Radiation Effects Conference (NSREC) (July). IEEE Computer Society Press, Los Alamitos, Calif.

Crossref

Google Scholar

[11]

Shirvani, P., Saxena, N., and Mccluskey, E. 2000. Software implemented EDAC protection against SEUs. IEEE Trans. Reliab. Special Section on Fault-Tolerant VLSI Syst. 49, 3 (Sept.) 273--284.

Google Scholar

[12]

Wrobel, F., Palau, J., Calvet, M., Bersillon, O., Duarte, H. 2001. Simulation of nucleon-induced nuclear reactions in a simplified SRAM structure: Scaling effects on SEU and MBU cross sections. IEEE Trans. Nuc. Sci. (Dec.).

Crossref

Google Scholar

[13]

Xilinx, Inc. 2000a. VirtexTM 2.5 V field programmable gate arrays. Xilinx Datasheet DS003 (v2.4). Oct.

Google Scholar

[14]

Xilinx, Inc. 2000b. Chipscope software and ILA cores user manual. Xilinx User Manual 0401884 (v2.0) Dec.

Google Scholar

Cited By

View all

Aziz AGolap MPorosh MTousif MSadi M(2025)Multi-bit error detection and correction technique using HVDK (Horizontal-Vertical-Diagonal-Knight) parityIntegration10.1016/j.vlsi.2024.102297100(102297)Online publication date: Jan-2025
https://doi.org/10.1016/j.vlsi.2024.102297
Sajjad WShafique AMahmood R(2024)Designing of Reliable, Low-Power, and Performance-Efficient Onboard Computer Architecture for CubeSatsIEEE Journal on Miniaturization for Air and Space Systems10.1109/JMASS.2023.33422085:2(59-72)Online publication date: Jun-2024
https://doi.org/10.1109/JMASS.2023.3342208
Thunig RBorchert CKober USchirmeier H(2024)Hybrid Hardware/Software Detection of Multi-Bit Upsets in Memory2024 54th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W)10.1109/DSN-W60302.2024.00029(94-97)Online publication date: 24-Jun-2024
https://doi.org/10.1109/DSN-W60302.2024.00029
Show More Cited By

Index Terms

A multiple bit upset tolerant SRAM memory
1. Hardware
  1. Hardware test
    1. Memory test and repair
  2. Robustness
    1. Hardware reliability
2. Software and its engineering
  1. Software creation and management
    1. Software development techniques
      1. Error handling and recovery

Recommendations

Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS

Memories are one of the most widely used elements in electronic systems, and their reliability when exposed to Single Events Upsets (SEUs) has been studied extensively. As transistor sizes shrink, Multiple Bits Upsets (MBUs) are becoming an increasingly ...
Fault Injection and Dependability Evaluation of Fault-Tolerant Systems

The authors describe a dependability evaluation method based on fault injection that establishes the link between the experimental evaluation of the fault tolerance process and the fault occurrence process. The main characteristics of a fault injection ...
The Research of Memory Fault Simulation and Fault Injection Method for BIT Software Test
IMCCC '12: Proceedings of the 2012 Second International Conference on Instrumentation, Measurement, Computer, Communication and Control

As the complexity of the avionics, BIT (Built-In-Test) as an important means of system self-test and fault diagnosis and fault isolation, it has been widely used in various airborne equipment. To realize the test of the board-level BIT software for ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 8, Issue 4

October 2003

194 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/944027

Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 01 October 2003

Published in TODAES Volume 8, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

45
Total Citations
View Citations
1,276
Total Downloads

Downloads (Last 12 months)12
Downloads (Last 6 weeks)0

Reflects downloads up to 09 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Aziz AGolap MPorosh MTousif MSadi M(2025)Multi-bit error detection and correction technique using HVDK (Horizontal-Vertical-Diagonal-Knight) parityIntegration10.1016/j.vlsi.2024.102297100(102297)Online publication date: Jan-2025
https://doi.org/10.1016/j.vlsi.2024.102297
Sajjad WShafique AMahmood R(2024)Designing of Reliable, Low-Power, and Performance-Efficient Onboard Computer Architecture for CubeSatsIEEE Journal on Miniaturization for Air and Space Systems10.1109/JMASS.2023.33422085:2(59-72)Online publication date: Jun-2024
https://doi.org/10.1109/JMASS.2023.3342208
Thunig RBorchert CKober USchirmeier H(2024)Hybrid Hardware/Software Detection of Multi-Bit Upsets in Memory2024 54th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W)10.1109/DSN-W60302.2024.00029(94-97)Online publication date: 24-Jun-2024
https://doi.org/10.1109/DSN-W60302.2024.00029
Hou YLiu XTang LZhong SLuo H(2023)Low Redundancy Two-Dimensional Matrix-Based HVDB Code for Double Error Correction2023 6th International Conference on Communication Engineering and Technology (ICCET)10.1109/ICCET58756.2023.00009(11-16)Online publication date: Feb-2023
https://doi.org/10.1109/ICCET58756.2023.00009
Bastos RTorres FBastos RTorres F(2019)Effects of Transient Faults in Integrated CircuitsOn-Chip Current Sensors for Reliable, Secure, and Low-Power Integrated Circuits10.1007/978-3-030-29353-6_1(1-16)Online publication date: 1-Oct-2019
https://doi.org/10.1007/978-3-030-29353-6_1
Mandal STavva YBhattacharjee DChattopadhyay A(2019)ReRAM Based In-Memory Computation of Single Bit Error Correcting BCH CodeVLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms10.1007/978-3-030-23425-6_7(128-146)Online publication date: 26-Jun-2019
https://doi.org/10.1007/978-3-030-23425-6_7
Zompakis NRodopoulos DNoltsis MCatthoor FSoudris DCatthoor FBasten TZompakis NGeilen MKjeldsberg P(2019)System Scenario Application to Dependable System DesignSystem-Scenario-based Design Principles and Applications10.1007/978-3-030-20343-6_7(127-144)Online publication date: 17-Sep-2019
https://doi.org/10.1007/978-3-030-20343-6_7
Canals VFrasser CAlomar MMorro AOliver ARoca MIsern EMartínez-Moll VGarcia-Moreno ERosselló J(2017)Noise tolerant probabilistic logic for statistical pattern recognition applicationsIntegrated Computer-Aided Engineering10.3233/ICA-17054924:4(351-365)Online publication date: 5-Sep-2017
https://doi.org/10.3233/ICA-170549
Zompakis NNoltsis MRodopoulos DCatthoor FSoudris DBehjat LHan JVelev MChen D(2017)Energy Efficient Adaptive Approach for Dependable Performance in the presence of Timing InterferenceProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060449(209-214)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060449
Santos RVenkataraman SKumar A(2017)Scrubbing Mechanism for Heterogeneous Applications in Reconfigurable DevicesACM Transactions on Design Automation of Electronic Systems10.1145/299764622:2(1-26)Online publication date: 9-Feb-2017
https://dl.acm.org/doi/10.1145/2997646
Show More Cited By

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS

Fault Injection and Dependability Evaluation of Fault-Tolerant Systems

The Research of Memory Fault Simulation and Fault Injection Method for BIT Software Test

Comments

Published In

Publisher

Journal Family

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Other Metrics

Article Metrics

Other Metrics

Cited By

Login options

Full Access

PDF

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Efficient error detection codes for multiple-bit upset correction in SRAMs with BICS

Fault Injection and Dependability Evaluation of Fault-Tolerant Systems

The Research of Memory Fault Simulation and Fault Injection Method for BIT Software Test

Comments

Information

Published In

Publisher

Journal Family

Publication History

Permissions

Check for updates

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Get Access

Login options

Full Access

View options

PDF

eReader

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations