Scott Hinton
Utah State University, Electrical and Computer Engineering, Faculty Member
Research Interests: Mechanical Engineering, Optics, Medical Imaging, Fiber Optics, Telecommunications, and 14 morePhotonics, Optical Switch, Free Space Optics, Society, Applied, Electro optics, Optical, Optical computing, Light, Applied Optics, Optical physics, Electro-optic modulators, Optical Switches, and Electrical And Electronic Engineering
Research Interests:
One of the keys to the future of telecommunications companies will be their ability to provide new broadband services to both the business community and residential customers. With the new services will come the need for the equivalent of... more
One of the keys to the future of telecommunications companies will be their ability to provide new broadband services to both the business community and residential customers. With the new services will come the need for the equivalent of a broadband switching office. Such a system could require the capability of supporting in excess of 10000 users with broadband channel bit rates exceeding 100 Mb/s. This implies a switching fabric the aggregate bit rate of which could be greater than 1 Tb/s. Guided-wave technology and free-space technology switching fabrics are discussed. Three time-division-based switching fabrics are proposed, and two wavelength-division-based switching fabrics and two multidivision fabrics are described. The fine-grain space-division fabrics associated with S-SEED devices are discussed. The ways in which 2-D optoelectronic integrated circuits (2D-OEICs) or smart pixels could be used as the building blocks for larger and more complex switching fabrics are described.
ABSTRACT
Research Interests:
ABSTRACT
Research Interests:
Research Interests:
Research Interests:
The design of a terabit free-space photonic backplane for parallel computing and communications is described. The backplane consists of a large number of parallel reconfigurable optical channels spaced a few hundred microns apart. The... more
The design of a terabit free-space photonic backplane for parallel computing and communications is described. The backplane consists of a large number of parallel reconfigurable optical channels spaced a few hundred microns apart. The parallel channels are organized as a unidirectional ring and the channel access protocols are implemented by smart pixel arrays. Smart pixel arrays are integrated optoelectronic devices
Research Interests:
In response to the increasing interest in developing photonic switching fabrics, this book gives an overview of the many technologies from a systems designer's perspective. Optically transparent devices, optical logic devices, and... more
In response to the increasing interest in developing photonic switching fabrics, this book gives an overview of the many technologies from a systems designer's perspective. Optically transparent devices, optical logic devices, and optical hardware are all discussed in detail and set ...
Research Interests:
In 1996, the Kansas Board of Regents passed a requirement that, beginning in 2001, a student applying for admission to a Kansas university must have earned one high school unit of computer technology. One option a student has for... more
In 1996, the Kansas Board of Regents passed a requirement that, beginning in 2001, a student applying for admission to a Kansas university must have earned one high school unit of computer technology. One option a student has for satisJing this requirement is to pass a computer proficiency examination. This paper reports on the development of a web-based proficiency test designed and developed at the University of Kansas. It discusses initial design decisions that were made as well as unanticipated problems which arose that had to be resolved in order to bring this project to fruition. Two types of security issues had to be addressed--maintaining the integrity of the question source and ensuring that the testing environment at the remote site was strictly monitored. Having to deal with different versions of browsers as well as different computing platforms presented additional challenges..
The operation, simulation, and testing of a 4×2 CMOS-SEED smart pixel array is presented. The smart pixel array discussed implements a hyperplane based ATM switch
A set of optics suitable for interconnecting and powering reflective hybrid-SEEDs in a free-space optical backplane has been presented. Detailed design has been conducted to demonstrate that the optics meet the constraints both of... more
A set of optics suitable for interconnecting and powering reflective hybrid-SEEDs in a free-space optical backplane has been presented. Detailed design has been conducted to demonstrate that the optics meet the constraints both of required performance, and of available fabrication. The design process has shown that with given hybrid-SEED design rules a smart pixel density of 515/cm2 can be supported on a 1 cm2 chip
ABSTRACT
ABSTRACT An ATM-based buffered HyperPlane smart pixel array (SPA) utilizing the Hybrid CMOS-SEED technology has been designed, fabricated, and tested. Multiple quantum well p-i-n photodiodes (SEEDs) are used as the optoelectronic... more
ABSTRACT An ATM-based buffered HyperPlane smart pixel array (SPA) utilizing the Hybrid CMOS-SEED technology has been designed, fabricated, and tested. Multiple quantum well p-i-n photodiodes (SEEDs) are used as the optoelectronic interface in the SPA. The SPA consists of a 4 X 9 array of smart pixels comprised of 4 parallel ATM node channels. The chip fabricated is an experimental version extensible to a 256 X 256 array for implementing an ATM-based HyperPlane switching architecture on a free space optical backplane. Experimental performance of the SPA is presented.
ABSTRACT We have demonstrated a representative portion of an optical backplane using FET-SEED smart pixels and free-space optics to interconnect printed circuit boards (PCBs) in a two board, unidirectional link configuration. Four X four... more
ABSTRACT We have demonstrated a representative portion of an optical backplane using FET-SEED smart pixels and free-space optics to interconnect printed circuit boards (PCBs) in a two board, unidirectional link configuration. Four X four arrays of FET-SEED transceivers were designed, fabricated, and packaged at the PCB level. The optical interconnection was constructed using diffractive micro-optics, and custom optomechanics. The system was operated in two modes, one showing high data throughput, 50 MBit/sec, and the other demonstrating large connection densities, 2222 channel/cm2.
We present a 2D token-based dynamically reconfigurable smart pixel array (DRSPA) for intelligent optical backplanes. The DRSPA has the ability to reconfigure both the location and the size of the backplane optical communication channels... more
We present a 2D token-based dynamically reconfigurable smart pixel array (DRSPA) for intelligent optical backplanes. The DRSPA has the ability to reconfigure both the location and the size of the backplane optical communication channels (between 8, 16, 24, and 32 bits), dynamically enhancing the backplane throughput under light backplane load. This functionality is realized through the use of a 2D
Research Interests:
ABSTRACT This paper describes a technology-enhanced learning environment for an undergraduate course on Optical Fiber Communications (http:ctle.colorado.edunsf2000).
Research Interests:
In 1996, the Kansas Board of Regents passed a requirement that, beginning in 2001, a student applying for admission to a Kansas university must have earned one high school unit of computer technology. One option a student has for... more
In 1996, the Kansas Board of Regents passed a requirement that, beginning in 2001, a student applying for admission to a Kansas university must have earned one high school unit of computer technology. One option a student has for satisfying this requirement is to pass a computer proficiency examination. This paper reports on the development of a web-based proficiency test