Micron Serial NOR Flash Memory: 3V, Multiple I/O, 4KB Sector Erase N25Q128A Features
Micron Serial NOR Flash Memory: 3V, Multiple I/O, 4KB Sector Erase N25Q128A Features
Micron Serial NOR Flash Memory: 3V, Multiple I/O, 4KB Sector Erase N25Q128A Features
Features
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 1 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
Products and specifications discussed herein are subject to change by Micron without notice.
128Mb, 3V, Multiple I/O Serial Flash Memory
Features
Contents
Important Notes and Warnings ......................................................................................................................... 6
Device Description ........................................................................................................................................... 7
Features ....................................................................................................................................................... 7
Operating Protocols ...................................................................................................................................... 7
XIP Mode ..................................................................................................................................................... 7
Device Configurability .................................................................................................................................. 8
Signal Assignments ........................................................................................................................................... 9
Signal Descriptions ......................................................................................................................................... 11
Memory Organization .................................................................................................................................... 13
Memory Configuration and Block Diagram .................................................................................................. 13
Memory Map – 128Mb Density ....................................................................................................................... 14
Device Protection ........................................................................................................................................... 15
Serial Peripheral Interface Modes .................................................................................................................... 17
SPI Protocols .................................................................................................................................................. 20
Nonvolatile and Volatile Registers ................................................................................................................... 21
Status Register ............................................................................................................................................ 22
Nonvolatile and Volatile Configuration Registers .......................................................................................... 23
Enhanced Volatile Configuration Register .................................................................................................... 26
Flag Status Register ..................................................................................................................................... 27
Command Definitions .................................................................................................................................... 29
READ REGISTER and WRITE REGISTER Operations ........................................................................................ 31
READ STATUS REGISTER or FLAG STATUS REGISTER Command ................................................................ 31
READ NONVOLATILE CONFIGURATION REGISTER Command ................................................................... 31
READ VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command .................................. 32
WRITE STATUS REGISTER Command ......................................................................................................... 32
WRITE NONVOLATILE CONFIGURATION REGISTER Command ................................................................. 33
WRITE VOLATILE or ENHANCED VOLATILE CONFIGURATION REGISTER Command ................................. 33
READ LOCK REGISTER Command .............................................................................................................. 34
WRITE LOCK REGISTER Command ............................................................................................................ 35
CLEAR FLAG STATUS REGISTER Command ................................................................................................ 36
READ IDENTIFICATION Operations ............................................................................................................... 37
READ ID and MULTIPLE I/O READ ID Commands ...................................................................................... 37
READ SERIAL FLASH DISCOVERY PARAMETER Command ......................................................................... 38
READ MEMORY Operations ............................................................................................................................ 41
PROGRAM Operations .................................................................................................................................... 45
WRITE Operations .......................................................................................................................................... 49
WRITE ENABLE Command ......................................................................................................................... 49
WRITE DISABLE Command ........................................................................................................................ 49
ERASE Operations .......................................................................................................................................... 51
SUBSECTOR ERASE Command ................................................................................................................... 51
SECTOR ERASE Command ......................................................................................................................... 51
BULK ERASE Command ............................................................................................................................. 52
PROGRAM/ERASE SUSPEND Command ..................................................................................................... 53
PROGRAM/ERASE RESUME Command ...................................................................................................... 55
ONE TIME PROGRAMMABLE Operations ....................................................................................................... 56
READ OTP ARRAY Command ...................................................................................................................... 56
PROGRAM OTP ARRAY Command .............................................................................................................. 56
XIP Mode ....................................................................................................................................................... 58
Activate or Terminate XIP Using Volatile Configuration Register ................................................................... 58
Activate or Terminate XIP Using Nonvolatile Configuration Register ............................................................. 58
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 2 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Features
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 3 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Features
List of Figures
Figure 1: Logic Diagram ................................................................................................................................... 8
Figure 2: 8-Pin, VDFPN8 – MLP8 and SOP2 – SO8W (Top View) ......................................................................... 9
Figure 3: 16-Pin, Plastic Small Outline – SO16 (Top View) .................................................................................. 9
Figure 4: 24-Ball TBGA (Balls Down) .............................................................................................................. 10
Figure 5: 24-Ball TBGA , 4x6 (Balls Down) ....................................................................................................... 10
Figure 6: Block Diagram ................................................................................................................................ 13
Figure 7: Bus Master and Memory Devices on the SPI Bus ............................................................................... 18
Figure 8: Bus Master and Memory Devices on the SPI Bus ............................................................................... 19
Figure 9: SPI Modes ....................................................................................................................................... 19
Figure 10: Internal Configuration Register ...................................................................................................... 21
Figure 11: READ REGISTER Command .......................................................................................................... 31
Figure 12: WRITE REGISTER Command ......................................................................................................... 33
Figure 13: READ LOCK REGISTER Command ................................................................................................. 35
Figure 14: WRITE LOCK REGISTER Command ............................................................................................... 36
Figure 15: READ ID and MULTIPLE I/O Read ID Commands .......................................................................... 38
Figure 16: READ Command ........................................................................................................................... 42
Figure 17: FAST READ Command ................................................................................................................... 42
Figure 18: DUAL OUTPUT FAST READ ........................................................................................................... 43
Figure 19: DUAL INPUT/OUTPUT FAST READ Command .............................................................................. 43
Figure 20: QUAD OUTPUT FAST READ Command ......................................................................................... 44
Figure 21: QUAD INPUT/OUTPUT FAST READ Command ............................................................................. 44
Figure 22: PAGE PROGRAM Command .......................................................................................................... 46
Figure 23: DUAL INPUT FAST PROGRAM Command ...................................................................................... 46
Figure 24: EXTENDED DUAL INPUT FAST PROGRAM Command ................................................................... 47
Figure 25: QUAD INPUT FAST PROGRAM Command ..................................................................................... 47
Figure 26: EXTENDED QUAD INPUT FAST PROGRAM Command ................................................................... 48
Figure 27: WRITE ENABLE and WRITE DISABLE Command Sequence ............................................................ 50
Figure 28: SUBSECTOR and SECTOR ERASE Command .................................................................................. 52
Figure 29: BULK ERASE Command ................................................................................................................ 53
Figure 30: READ OTP Command .................................................................................................................... 56
Figure 31: PROGRAM OTP Command ............................................................................................................ 57
Figure 32: XIP Mode Directly After Power-On .................................................................................................. 58
Figure 33: Power-Up Timing .......................................................................................................................... 60
Figure 34: Reset AC Timing During PROGRAM or ERASE Cycle ........................................................................ 63
Figure 35: Reset Enable ................................................................................................................................. 63
Figure 36: Serial Input Timing ........................................................................................................................ 63
Figure 37: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1) ................... 64
Figure 38: Hold Timing .................................................................................................................................. 65
Figure 39: Output Timing .............................................................................................................................. 66
Figure 40: V PPH Timing .................................................................................................................................. 66
Figure 41: AC Timing Input/Output Reference Levels ...................................................................................... 68
Figure 42: V-PDFN-8 6mm x 5mm Sawn (MLP8) – Package Code: F7 ................................................................ 73
Figure 43: V-PDFN-8 8mm x 6mm (MLP8) – Package Code: F8 ........................................................................ 74
Figure 44: T-PBGA-24b05 6mm x 8mm – Package Code: 12 .............................................................................. 75
Figure 45: T-PBGA-24b05 6mm x 8mm – Package Code: 14 .............................................................................. 76
Figure 46: SOP2-16 (300 mils body width) – Package Code: SF ......................................................................... 77
Figure 47: SOP2-8 (208 mils body width) – Package Code: SE ........................................................................... 78
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 4 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Features
List of Tables
Table 1: Signal Descriptions ........................................................................................................................... 11
Table 2: Sectors[255:0] ................................................................................................................................... 14
Table 3: Data Protection using Device Protocols ............................................................................................. 15
Table 4: Memory Sector Protection Truth Table .............................................................................................. 15
Table 5: Protected Area Sizes – Upper Area ..................................................................................................... 15
Table 6: Protected Area Sizes – Lower Area ...................................................................................................... 16
Table 7: SPI Modes ........................................................................................................................................ 17
Table 8: Extended, Dual, and Quad SPI Protocols ............................................................................................ 20
Table 9: Status Register Bit Definitions ........................................................................................................... 22
Table 10: Nonvolatile Configuration Register Bit Definitions ........................................................................... 23
Table 11: Volatile Configuration Register Bit Definitions .................................................................................. 24
Table 12: Sequence of Bytes During Wrap ....................................................................................................... 26
Table 13: Supported Clock Frequencies .......................................................................................................... 26
Table 14: Enhanced Volatile Configuration Register Bit Definitions .................................................................. 26
Table 15: Flag Status Register Bit Definitions .................................................................................................. 27
Table 16: Command Set ................................................................................................................................. 29
Table 17: Lock Register .................................................................................................................................. 34
Table 18: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands ....................................... 37
Table 19: Read ID Data Out ............................................................................................................................ 37
Table 20: Extended Device ID, First Byte ......................................................................................................... 37
Table 21: Serial Flash Discovery Parameter – Header Structure ........................................................................ 39
Table 22: Parameter ID .................................................................................................................................. 39
Table 23: Command/Address/Data Lines for READ MEMORY Commands ....................................................... 41
Table 24: Data/Address Lines for PROGRAM Commands ................................................................................ 45
Table 25: Suspend Parameters ....................................................................................................................... 54
Table 26: Operations Allowed/Disallowed During Device States ...................................................................... 54
Table 27: OTP Control Byte (Byte 64) .............................................................................................................. 57
Table 28: XIP Confirmation Bit ....................................................................................................................... 59
Table 29: Effects of Running XIP in Different Protocols .................................................................................... 59
Table 30: Power-Up Timing and V WI Threshold ............................................................................................... 61
Table 31: AC RESET Conditions ...................................................................................................................... 62
Table 32: Absolute Ratings ............................................................................................................................. 67
Table 33: Operating Conditions ...................................................................................................................... 67
Table 34: Input/Output Capacitance .............................................................................................................. 67
Table 35: AC Timing Input/Output Conditions ............................................................................................... 68
Table 36: DC Current Characteristics and Operating Conditions ...................................................................... 69
Table 37: DC Voltage Characteristics and Operating Conditions ...................................................................... 69
Table 38: AC Characteristics and Operating Conditions – Standard Specifications ............................................ 70
Table 39: AC Characteristics and Operating Conditions – Enhanced Specifications .......................................... 71
Table 40: Part Number Information ................................................................................................................ 79
Table 41: Package Details ............................................................................................................................... 80
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 5 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Important Notes and Warnings
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 6 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Device Description
Device Description
The N25Q is the first high-performance multiple input/output serial Flash memory de-
vice manufactured on 65nm NOR technology. It features execute-in-place (XIP) func-
tionality, advanced write protection mechanisms, and a high-speed SPI-compatible bus
interface. The innovative, high-performance, dual and quad input/output instructions
enable double or quadruple the transfer bandwidth for READ and PROGRAM opera-
tions.
Features
The memory is organized as 256 (64KB) main sectors that are further divided into 16
subsectors each (4096 subsectors in total). The memory can be erased one 4KB subsec-
tor at a time, 64KB sectors at a time, or as a whole.
The memory can be write protected by software through volatile and nonvolatile pro-
tection features, depending on the application needs. The protection granularity is of
64KB (sector granularity) for volatile protections
The device has 64 one-time programmable (OTP) bytes that can be read and program-
med with the READ OTP and PROGRAM OTP commands. These 64 bytes can also be
permanently locked with a PROGRAM OTP command.
The device also has the ability to pause and resume PROGRAM and ERASE cycles by us-
ing dedicated PROGRAM/ERASE SUSPEND and RESUME instructions.
Operating Protocols
The memory can be operated with three different protocols:
• Extended SPI (standard SPI protocol upgraded with dual and quad operations)
• Dual I/O SPI
• Quad I/O SPI
The standard SPI protocol is extended and enhanced by dual and quad operations. In
addition, the dual SPI and quad SPI protocols improve the data access time and
throughput of a single I/O device by transmitting commands, addresses, and data
across two or four data lines.
XIP Mode
XIP mode requires only an address (no instruction) to output data, improving random
access time and eliminating the need to shadow code onto RAM for fast execution.
All protocols support XIP operation. For flexibility, multiple XIP entry and exit methods
are available. For applications that must enter XIP mode immediately after powering
up, XIP mode can be set as the default mode through the nonvolatile configuration reg-
ister bits.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 7 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Device Description
Device Configurability
The N25Q family offers additional features that are configured through the nonvolatile
configuration register for default and/or nonvolatile settings. Volatile settings can be
configured through the volatile and volatile-enhanced configuration registers. These
configurable features include the following:
• Number of dummy cycles for the fast READ commands
• Output buffer impedance
• SPI protocol types (extended SPI, DIO-SPI, or QIO-SPI)
• Required XIP mode
• Enabling/disabling HOLD (RESET function)
• Enabling/disabling wrap mode
VCC
DQ0 DQ1
C
S#
VPP/W#/DQ2
HOLD#/DQ3
VSS
Note: 1. Reset functionality is available in devices with a dedicated part number. See Part Num-
ber Ordering Information for more details.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 8 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Signal Assignments
Signal Assignments
S# 1 8 VCC
DQ1 2 7 HOLD#/DQ3
W#/VPP/DQ2 3 6 C
VSS 4 5 DQ0
Notes: 1. On the underside of the MLP8 package, there is an exposed central pad that is pulled
internally to VSS and must not be connected to any other voltage or signal line on the
PCB.
2. Reset functionality is available in devices with a dedicated part number. See Part Num-
ber Ordering Information for complete package names and details.
HOLD#/DQ3 1 16 C
VCC 2 15 DQ0
DNU 3 14 DNU
DNU 4 13 DNU
DNU 5 12 DNU
DNU 6 11 DNU
S# 7 10 VSS
DQ1 8 9 W#/VPP/DQ2
Note: 1. Reset functionality is available in devices with a dedicated part number. See Part Num-
ber Ordering Information for complete package names and details.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 9 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Signal Assignments
1 2 3 4 5
A
NC NC NC NC
B
NC C VSS VCC NC
C
NC S# NC W#/VPP/DQ2 NC
D
NC DQ1 DQ0 HOLD#/DQ3 NC
E
NC NC NC NC NC
Note: 1. See Part Number Ordering Information for complete package names and details.
1 2 3 4
A
NC NC NC NC
B
NC C VSS VCC
C
NC S# NC W#/VPP/DQ2
D
NC DQ1 DQ0 HOLD#/DQ3
E
NC NC NC NC
F
NC NC NC NC
Note: 1. See Part Number Ordering Information for complete package names and details.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 10 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Signal Descriptions
Signal Descriptions
The signal description table below is a comprehensive list of signals for the N25 family
devices. All signals listed may not be supported on this device. See Signal Assignments
for information specific to this device.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 11 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Signal Descriptions
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 12 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Memory Organization
Memory Organization
Memory Configuration and Block Diagram
Each page of memory can be individually programmed. Bits are programmed from one
through zero. The device is subsector, sector, or bulk-erasable, but not page-erasable.
Bits are erased from zero through one. The memory is configured as 16,777,216 bytes (8
bits each); 256 sectors (64KB each); 4096 subsectors (4KB each); and 65,536 pages (256
bytes each); and 64 OTP bytes are located outside the main memory array.
HOLD#
High voltage
W#/VPP Control logic
generator
S# 64 OTP bytes
DQ0
DQ1
DQ2 I/O shift register
DQ3
00FFFFFF
Y decoder
0000000h 00000FFh
256 bytes (page size)
X decoder
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 13 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Memory Map – 128Mb Density
Table 2: Sectors[255:0]
Address Range
Sector Subsector Start End
255 4095 00FF F000h 00FF FFFFh
⋮ ⋮ ⋮
4080 00FF 0000h 00FF 0FFFh
⋮ ⋮ ⋮ ⋮
127 2047 007F F000h 007F FFFFh
⋮ ⋮ ⋮
2032 007F 0000h 007F 0FFFh
⋮ ⋮ ⋮ ⋮
63 1023 003F F000h 003F FFFFh
⋮ ⋮ ⋮
1008 003F 0000h 003F 0FFFh
⋮ ⋮ ⋮ ⋮
0 15 0000 F000h 0000 FFFFh
⋮ ⋮ ⋮
0 0000 0000h 0000 0FFFh
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 14 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Device Protection
Device Protection
Note: 1. Extended, dual, and quad SPI protocol functionality ensures that device data is protec-
ted from excessive noise.
Note: 1. Sector lock register bits are written to when the WRITE LOCK REGISTER command is exe-
cuted. The command will not execute unless the sector lock down bit is cleared (see the
WRITE LOCK REGISTER command).
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 15 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Device Protection
Note: 1. See the Status Register for details on the top/bottom bit and the BP 3:0 bits.
Note: 1. See the Status Register for details on the top/bottom bit and the BP 3:0 bits.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 16 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Serial Peripheral Interface Modes
Note: 1. The listed SPI modes are supported in extended, dual, and quad SPI protocols.
Shown below is an example of three memory devices in extended SPI protocol in a sim-
ple connection to an MCU on an SPI bus. Because only one device is selected at a time,
that one device drives DQ1, while the other devices are High-Z.
Resistors ensure the device is not selected if the bus master leaves S# High-Z. The bus
master might enter a state in which all input/output is High-Z simultaneously, such as
when the bus master is reset. Therefore, the serial clock must be connected to an exter-
nal pull-down resistor so that S# is pulled HIGH while the serial clock is pulled LOW.
This ensures that S# and the serial clock are not HIGH simultaneously and that tSHCH
is met. The typical resistor value of 100kΩ, assuming that the time constant R × Cp (Cp =
parasitic capacitance of the bus line), is shorter than the time the bus master leaves the
SPI bus in High-Z.
Example: Cp = 50pF, that is R × Cp = 5μs. The application must ensure that the bus mas-
ter never leaves the SPI bus High-Z for a time period shorter than 5μs. W# and HOLD#
should be driven either HIGH or LOW, as appropriate.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 17 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Serial Peripheral Interface Modes
VSS
VCC
SDO
SPI interface:
(CPOL, CPHA) =
SDI
(0, 0) or (1, 1) SCK
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 18 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Serial Peripheral Interface Modes
VSS
VCC
SDO
SPI interface:
(CPOL, CPHA) =
SDI
(0, 0) or (1, 1) SCK
CPOL CPHA
0 0 C
1 1 C
DQ0 MSB
DQ1 MSB
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 19 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
SPI Protocols
SPI Protocols
Com-
Protocol mand Address Data
Name Input Input Input/Output Description
Extended DQ0 Multiple DQn Multiple DQn Device default protocol from the factory. Additional com-
lines, depending lines, depending mands extend the standard SPI protocol and enable address
on the command on the command or data transmission on multiple DQn lines.
Dual DQ[1:0] DQ[1:0] DQ[1:0] Volatile selectable: When the enhanced volatile configu-
ration register bit 6 is set to 0 and bit 7 is set to 1, the de-
vice enters the dual SPI protocol immediately after the
WRITE ENHANCED VOLATILE CONFIGURATION REGISTER
command. The device returns to the default protocol after
the next power-on. In addition, the device can return to de-
fault protocol using the rescue sequence or through new
WRITE ENHANCED VOLATILE CONFIGURATION REGISTER
command, without power-off or power-on.
Note: 1. In quad SPI protocol, all command/address input and data I/O are transmitted on four
lines except during a PROGRAM and ERASE cycle performed with VPP. In this case, the
device enters the extended SPI protocol to temporarily allow the application to perform
a PROGRAM/ERASE SUSPEND operation or to check the write-in-progress bit in the sta-
tus register or the program/erase controller bit in the flag status register. Then, when
VPP goes LOW, the device returns to the quad SPI protocol.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 20 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Nonvolatile and Volatile Registers
Device behavior
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 21 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Nonvolatile and Volatile Registers
Status Register
Notes: 1. Bits can be read from or written to using READ STATUS REGISTER or WRITE STATUS REG-
ISTER commands, respectively.
2. The status register write enable/disable bit, combined with the W#/VPP signal as descri-
bed in the Signal Descriptions, provides hardware data protection for the device as fol-
lows: When the enable/disable bit is set to 1, and the W#/VPP signal is driven LOW, the
status register nonvolatile bits become read-only and the WRITE STATUS REGISTER oper-
ation will not execute. The only way to exit this hardware-protected mode is to drive
W#/VPP HIGH.This one-time programmable status register bit can be set to 1 only once.
Afterward, the status register is set permanently to read-only, and the area protected by
the status register block protect bits also is set permanently to read-only.
3. See Protected Area Sizes tables in Device Protection. The BULK ERASE command is exe-
cuted only if all bits are 0.
4. Volatile bits are cleared to 0 by a power cycle or reset.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 22 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Nonvolatile and Volatile Registers
Notes: 1. Settings determine device memory configuration after power-on. The device ships from
the factory with all bits erased to 1 (FFFFh). The register is read from or written to by
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 23 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Nonvolatile and Volatile Registers
Notes: 1. Settings determine the device memory configuration upon a change of those settings by
the WRITE VOLATILE CONFIGURATION REGISTER command. The register is read from or
written to by READ VOLATILE CONFIGURATION REGISTER or WRITE VOLATILE CONFIGU-
RATION REGISTER commands respectively.
2. The 0000 and 1111 settings are identical in that they both define the default state,
which is the maximum frequency of fc = 108 MHz. This ensures backward compatibility.
3. If the number of dummy clock cycles is insufficient for the operating frequency, the
memory reads wrong data. The number of cycles must be set according to and be suffi-
cient for the clock frequency, which varies by the type of FAST READ command, as
shown in the Supported Clock Frequencies table.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 24 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Nonvolatile and Volatile Registers
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 25 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Nonvolatile and Volatile Registers
Note: 1. Values are guaranteed by characterization and not 100% tested in production.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 26 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Nonvolatile and Volatile Registers
Notes: 1. Settings determine the device memory configuration upon a change of those settings by
the WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command. The register is
read from or written to in all protocols by READ ENHANCED VOLATILE CONFIGURATION
REGISTER or WRITE ENHANCED VOLATILE CONFIGURATION REGISTER commands, respec-
tively.
2. If bits 6 and 7 are both set to 0, the device operates in quad I/O. When either bit 6 or 7 is
reset to 0, the device operates in dual I/O or quad I/O, respectively, following the next
WRITE ENHANCED VOLATILE CONFIGURATION command.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 27 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Nonvolatile and Volatile Registers
Notes: 1. Register bits are read by READ FLAG STATUS REGISTER command. All bits are volatile.
2. These program/erase controller settings apply only to PROGRAM or ERASE command cy-
cles in progress, or to the specific WRITE command cycles in progress as shown here.
3. Status bits are reset automatically.
4. Error bits must be reset by CLEAR FLAG STATUS REGISTER command.
5. Typical errors include operation failures and protection errors caused by issuing a com-
mand before the error bit has been reset to 0.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 28 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Command Definitions
Command Definitions
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 29 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Command Definitions
Notes: 1. Yes in the protocol columns indicates that the command is supported and has the same
functionality and command sequence as other commands marked Yes.
2. Address bytes = 0. Dummy clock cycles = 0.
3. Address bytes = 3. Dummy clock cycles default = 8.
4. Address bytes default = 3. Dummy clock cycles = 0.
5. Address bytes default = 3. Dummy clock cycles default = 8. Dummy clock cycles default =
10 (when quad SPI protocol is enabled). Dummy clock cycles is configurable by the user.
6. When the device is in dual SPI protocol, the command can be entered with any of these
three codes. The different codes enable compatibility between dual SPI and extended
SPI protocols.
7. When the device is in quad SPI protocol, the command can be entered with any of these
three codes. The different codes enable compatibility between quad SPI and extended
SPI protocols.
8. The WRITE ENABLE command must be issued first before this command can be execu-
ted.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 30 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ REGISTER and WRITE REGISTER Operations
Extended
0 7 8 9 10 11 12 13 14 15
C
LSB
DQ0 Command
MSB
LSB
DQ1 High-Z DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
MSB
Dual
0 3 4 5 6 7
C
LSB LSB
DQ[1:0] Command DOUT DOUT DOUT DOUT DOUT
MSB MSB
Quad
0 1 2 3
C
LSB LSB
DQ[3:0] Command DOUT DOUT DOUT
MSB Don’t Care
MSB
Notes: 1. Supports all READ REGISTER commands except READ LOCK REGISTER.
2. A READ NONVOLATILE CONFIGURATION REGISTER operation will output data starting
from the least significant byte.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 31 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ REGISTER and WRITE REGISTER Operations
DQ[1:0]. For quad SPI protocol, the command code is input on DQ[3:0], and is output
on DQ[3:0]. The operation is terminated by driving S# HIGH at any time during data
output.
The nonvolatile configuration register can be read continuously. After all 16 bits of the
register have been read, a 0 is output. All reserved fields output a value of 1.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 32 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ REGISTER and WRITE REGISTER Operations
Extended
0 7 8 9 10 11 12 13 14 15
C
LSB LSB
DQ0 Command DIN DIN DIN DIN DIN DIN DIN DIN DIN
MSB MSB
Dual
0 3 4 5 6 7
C
LSB LSB
DQ[1:0] Command DIN DIN DIN DIN DIN
MSB MSB
Quad
0 1 2 3
C
LSB LSB
DQ[3:0] Command DIN DIN DIN
MSB MSB
Notes: 1. Supports all WRITE REGISTER commands except WRITE LOCK REGISTER.
2. Waveform must be extended for each protocol, to 23 for extended, 11 for dual, and 5
for quad.
3. A WRITE NONVOLATILE CONFIGURATION REGISTER operation requires data being sent
starting from least significant byte.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 33 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ REGISTER and WRITE REGISTER Operations
DQ[1:0], followed by the data bytes. For quad SPI protocol, the command code is input
on DQ[3:0], followed by the data bytes.
If S# is not driven HIGH, the command is not executed, the flag status register error bits
are not set and the write enable latch remains set to 1. Reserved bits are not affected by
this command.
Note: 1. Sector lock register bits 1:0 are written to by the WRITE LOCK REGISTER command. The
command will not execute unless the sector lock down bit is cleared.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 34 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ REGISTER and WRITE REGISTER Operations
Extended
0 7 8 Cx
C
LSB A[MIN]
DQ[0] Command
MSB A[MAX]
LSB
DQ1 High-Z DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
MSB
Dual
0 3 4 Cx
C
Quad
0 1 2 Cx
C
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 35 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ REGISTER and WRITE REGISTER Operations
Extended
0 7 8 Cx
C
Dual
0 3 4 Cx
C
Quad
0 1 2 Cx
C
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 36 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ IDENTIFICATION Operations
Table 18: Data/Address Lines for READ ID and MULTIPLE I/O READ ID Commands
Unique ID
Command Name Data In Data Out is Output Extended Dual Quad
READ ID DQ0 DQ0 Yes Yes No No
MULTIPLE I/O READ ID DQ[3:0] DQ[1:0] No No Yes Yes
Note: 1. Yes in the protocol columns indicates that the command is supported and has the same
functionality and command sequence as other commands marked Yes.
Size
(Bytes) Name Content Value Assigned by
1 Manufacturer ID 20h JEDEC
2 Device ID
Memory Type BAh Manufacturer
Memory Capacity 18h (128Mb)
17 Unique ID
1 Byte: Length of data to follow 10h Factory
2 Bytes: Extended device ID and device ID and information such as uniform
configuration information architecture, and HOLD
or RESET functionality
14 Bytes: Customized factory data Unique ID code (n read-only bytes)
Note: 1. The 17 bytes of information in the unique ID is read by the READ ID command, but can-
not be read by the MULTIPLE I/O READ ID command.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 37 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ IDENTIFICATION Operations
Manufacturer Device
identification identification
Manufacturer Device
identification identification
Don’t Care
Note: 1. The READ ID command is represented by the extended SPI protocol timing shown first.
The MULTIPLE I/O READ ID command is represented by the dual and quad SPI protocols
are shown below extended SPI protocol.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 38 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ IDENTIFICATION Operations
Byte Data
Description Address Bits 128Mb
SFDP signature 00h 7:0 53h
01h 7:0 46h
02h 7:0 44h
03h 7:0 50h
SFDP revision Minor 04h 7:0 00h
Major 05h 7:0 01h
Number of parameter headers 06h 7:0 00h
Unused 07h 7:0 FFh
Parameter ID (0) 08h 7:0 00h
Parameter minor revision 09h 7:0 00h
Parameter major revision 0Ah 7:0 01h
Parameter length (in DW) 0Bh 7:0 09h
Parameter table pointer 0Ch 7:0 30h
0Dh 7:0 00h
0Eh 7:0 00h
Unused 0Fh 7:0 FFh
Byte Data
Description Address Bits 128Mb
Minimum block/sector erase sizes 30h 1:0 01b
Write granularity 2 1
WRITE ENABLE command required for writing to volatile status 3 0
registers
WRITE ENABLE command code select for writing to volatile status 4 0
register
Unused 7:5 111b
4KB ERASE command code 31h 7:0 20h
Supports 1-1-2 fast read 32h 0 1
Address bytes 2:1 00b
Supports double transfer rate clocking 3 0
Supports 1-2-2 fast read 4 1
Supports 1-4-4 fast read 5 1
Supports 1-1-4 fast read 6 1
Unused 7 1
Reserved 33h 7:0 FFh
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 39 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ IDENTIFICATION Operations
Byte Data
Description Address Bits 128Mb
Flash size (in bits) 34h 7:0 FFh
35h 7:0 FFh
36h 7:0 FFh
37h 7:0 07h
1-4-4 FAST READ DUMMY cycle count 38h 4:0 01001b
1-4-4 fast read number of mode bits 7:5 001b
1-4-4 FAST READ command code 39h 7:0 EBh
1-1-4 FAST READ DUMMY cycle count 3Ah 4:0 00111b
1-1-4 fast read number of mode bits 7:5 001b
1-1-4 FAST READ command code 3Bh 7:0 6Bh
1-1-2 FAST READ DUMMY cycle count 3Ch 4:0 01000b
1-1-2 fast read number of mode bits 7:5 000b
1-1-2 FAST READ command code 3Dh 7:0 3Bh
1-2-2 FAST READ DUMMY cycle count 3Eh 4:0 00111b
1-2-2 fast read number of mode bits 7:5 001b
1-2-2 Instruction opcode 3Fh 7:0 BBh
Supports 2-2-2 fast read 40h 0 1
Reserved 3:1 111b
Supports 4-4-4 fast read 4 1
Reserved 7:5 111b
Reserved 43:41h FFFFFFh FFFFFFh
Reserved 45:44h FFFFh FFFFh
2-2-2 FAST READ DUMMY cycle count 46h 4:0 00111b
2-2-2 fast read number of mode bits 7:5 001b
2-2-2 FAST READ command code 47h 7:0 BBh
Reserved 49:48h FFFFh FFFFh
4-4-4 FAST READ DUMMY cycle count 4Ah 4:0 01001b
4-4-4 fast read number of mode bits 7:5 001b
4-4-4 FAST READ command code 4Bh 7:0 EBh
Sector type 1 size 4Ch 7:0 0Ch
Sector type 1 command code 4Dh 7:0 20h
Sector type 2 size 4Eh 7:0 10h
Sector type 2 command code 4Fh 7:0 D8h
Sector type 3 size 50h 7:0 00h
Sector type 3 command code 51h 7:0 00h
Sector type 4 size 52h 7:0 00h
Sector type 4 command code 53h 7:0 00h
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 40 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ MEMORY Operations
Notes: 1. Yes in the "Supported" row for each protocol indicates that the command in that col-
umn is supported; when supported, a command's functionality is identical for the entire
column regardless of the protocol. For example, a FAST READ functions the same for all
three protocols even though its data is input/output differently depending on the pro-
tocol.
2. FAST READ is similar to READ, but requires dummy clock cycles following the address
bytes and can operate at a higher frequency (fC).
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 41 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ MEMORY Operations
Extended
0 7 8 Cx
C
LSB A[MIN]
DQ[0] Command
MSB A[MAX]
LSB
DQ1 High-Z DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
MSB
Don’t Care
Extended
0 7 8 Cx
C
LSB A[MIN]
DQ0 Command
MSB A[MAX]
LSB
DQ1 High-Z DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
MSB
Dummy cycles
Dual
0 3 4 Cx
C
Dummy cycles
Quad
0 1 2 Cx
C
Note: 1. For extended protocol, Cx = 7 + (A[MAX] + 1); For dual protocol, Cx = 3 + (A[MAX] + 1)/2;
For quad protocol, Cx = 1 + (A[MAX] + 1)/4.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 42 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ MEMORY Operations
Extended 0 7 8 Cx
C
Dummy cycles
Dual
0 3 4 Cx
C
Dummy cycles
Extended
0 7 8 Cx
C
Dummy cycles
Dual
0 3 4 Cx
C
Dummy cycles
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 43 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
READ MEMORY Operations
Extended
0 7 8 Cx
C
LSB A[MIN] LSB
DQ0 Command DOUT DOUT DOUT
MSB A[MAX]
DQ[2:1] High-Z DOUT DOUT DOUT
Dummy cycles
Quad
0 1 2 Cx
C
Dummy cycles
Extended
0 7 8 Cx
C
LSB A[MIN] LSB
DQ0 Command DOUT DOUT DOUT
MSB
Dummy cycles
Quad
0 1 2 Cx
C
Dummy cycles
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 44 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
PROGRAM Operations
PROGRAM Operations
PROGRAM commands are initiated by first executing the WRITE ENABLE command to
set the write enable latch bit to 1. S# is then driven LOW and held LOW until the eighth
bit of the last data byte has been latched in, after which it must be driven HIGH. The
command code is input on DQ0, followed by input on DQ[n] of address bytes and at
least one data byte. Each address bit is latched in during the rising edge of the clock.
When S# is driven HIGH, the operation, which is self-timed, is initiated; its duration is
tPP.
If the bits of the least significant address, which is the starting address, are not all zero,
all data transmitted beyond the end of the current page is programmed from the start-
ing address of the same page. If the number of bytes sent to the device exceed the maxi-
mum page size, previously latched data is discarded and only the last maximum page-
size number of data bytes are guaranteed to be programmed correctly within the same
page. If the number of bytes sent to the device is less than the maximum page size, they
are correctly programmed at the specified addresses without any effect on the other
bytes of the same page.
When the operation is in progress, the write in progress bit is set to 1. The write enable
latch bit is cleared to 0, whether the operation is successful or not. The status register
and flag status register can be polled for the operation status. An operation can be
paused or resumed by the PROGRAM/ERASE SUSPEND or PROGRAM/ERASE RESUME
command, respectively. When the operation completes, the write in progress bit is
cleared to 0.
If the operation times out, the write enable latch bit is reset and the program fail bit is
set to 1. If S# is not driven HIGH, the command is not executed, flag status register error
bits are not set, and the write enable latch remains set to 1. When a command is applied
to a protected sector, the command is not executed, the write enable latch bit remains
set to 1, and flag status register bits 1 and 4 are set.
Note: 1. Yes in the protocol columns indicates that the command is supported and has the same
functionality and command sequence as other commands marked Yes.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 45 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
PROGRAM Operations
Extended
0 7 8 Cx
C
Dual
0 3 4 Cx
C
Quad
0 1 2 Cx
C
Extended
0 7 8 Cx
C
Dual
0 3 4 Cx
C
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 46 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
PROGRAM Operations
Extended
0 7 8 Cx
C
Dual
0 3 4 Cx
C
Extended
0 7 8 Cx
C
Quad
0 1 2 Cx
C
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 47 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
PROGRAM Operations
Extended
0 7 8 Cx
C
Quad
0 1 2 Cx
C
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 48 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
WRITE Operations
WRITE Operations
WRITE ENABLE Command
The WRITE ENABLE operation sets the write enable latch bit. To execute a WRITE ENA-
BLE command, S# is driven LOW and held LOW until the eighth bit of the command
code has been latched in, after which it must be driven HIGH. The command code is
input on DQ0 for extended SPI protocol, on DQ[1:0] for dual SPI protocol, and on
DQ[3:0] for quad SPI protocol.
The write enable latch bit must be set before every PROGRAM, ERASE, and WRITE com-
mand. If S# is not driven HIGH after the command code has been latched in, the com-
mand is not executed, flag status register error bits are not set, and the write enable
latch remains cleared to its default setting of 0.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 49 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
WRITE Operations
Extended
0 1 2 3 4 5 6 7
C
S#
Command Bits LSB
DQ0 0 0 0 0 0 1 1 0
MSB
DQ1 High-Z
Dual
0 1 2 3
C
S#
Command Bits
LSB
DQ0 0 0 1 0
DQ1 0 0 0 1
MSB
Quad
0 1
C
S#
Command Bits LSB
DQ0 0 0
DQ1 0 1
DQ2 0 1
Note: 1. Shown here is the WRITE ENABLE command code, which is 06h or 0000 0110 binary. The
WRITE DISABLE command sequence is identical, except the WRITE DISABLE command
code is 04h or 0000 0100 binary.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 50 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
ERASE Operations
ERASE Operations
SUBSECTOR ERASE Command
To execute the SUBSECTOR ERASE command (and set the selected subsector bits set to
FFh), the WRITE ENABLE command must be issued to set the write enable latch bit to
1. S# is driven LOW and held LOW until the eighth bit of the last data byte has been
latched in, after which it must be driven HIGH. The command code is input on DQ0,
followed by three address bytes; any address within the subsector is valid. Each address
bit is latched in during the rising edge of the clock. When S# is driven HIGH, the opera-
tion, which is self-timed, is initiated; its duration is tSSE. The operation can be suspen-
ded and resumed by the PROGRAM/ERASE SUSPEND and PROGRAM/ERASE RESUME
commands, respectively.
If the write enable latch bit is not set, the device ignores the SUBSECTOR ERASE com-
mand and no error bits are set to indicate operation failure.
When the operation is in progress, the write in progress bit is set to 1. The write enable
latch bit is cleared to 0, whether the operation is successful or not. The status register
and flag status register can be polled for the operation status. When the operation com-
pletes, the write in progress bit is cleared to 0.
If the operation times out, the write enable latch bit is reset and the erase error bit is set
to 1. If S# is not driven HIGH, the command is not executed, flag status register error
bits are not set, and the write enable latch remains set to 1. When a command is applied
to a protected subsector, the command is not executed. Instead, the write enable latch
bit remains set to 1, and flag status register bits 1 and 5 are set.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 51 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
ERASE Operations
Extended
0 7 8 Cx
C
LSB A[MIN]
DQ0 Command
MSB A[MAX]
Dual
0 3 4 Cx
C
LSB A[MIN]
DQ0[1:0] Command
MSB A[MAX]
Quad
0 1 2 Cx
C
LSB A[MIN]
DQ0[3:0] Command
MSB A[MAX]
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 52 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
ERASE Operations
Extended
0 7
C
LSB
DQ0 Command
MSB
Dual
0 3
C
LSB
DQ[1:0] Command
MSB
Quad
0 1
C
LSB
DQ[3:0] Command
MSB
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 53 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
ERASE Operations
Notes: 1. The device can be in only one state at a time. Depending on the state of the device,
some operations are allowed (Yes) and others are not (No). For example, when the de-
vice is in the standby state, all operations except SUSPEND are allowed in any sector. For
all device states except the erase suspend state, if an operation is allowed or disallowed
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 54 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
ERASE Operations
in one sector, it is allowed or disallowed in all other sectors. In the erase suspend state, a
PROGRAM operation is allowed in any sector except the one in which an ERASE opera-
tion has been suspended.
2. All READ operations except READ STATUS REGISTER and READ FLAG REGISTER. When is-
sued to a sector or subsector that is simultaneously in an erase suspend state, the READ
operation is accepted, but the data output is not guaranteed until the erase has comple-
ted.
3. All PROGRAM operations except PROGRAM OTP. In the erase suspend state, a PROGRAM
operation is allowed in any sector (Yes) except the sector (No) in which an ERASE opera-
tion has been suspended.
4. Applies to the SECTOR ERASE or SUBSECTOR ERASE operation.
5. Applies to the following operations: WRITE STATUS REGISTER, WRITE NONVOLATILE
CONFIGURATION REGISTER, PROGRAM OTP, and BULK ERASE.
6. Applies to the following operations: WRITE ENABLE, WRITE DISABLE, CLEAR FLAG STA-
TUS REGISTER, WRITE LOCK REGISTER, WRITE VOLATILE, and ENHANCED VOLATILE CON-
FIGURATION REGISTER.
7. Applies to the READ STATUS REGISTER or READ FLAG STATUS REGISTER operation.
8. Applies to the PROGRAM SUSPEND or ERASE SUSPEND operation.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 55 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
ONE TIME PROGRAMMABLE Operations
Extended
0 7 8 Cx
C
LSB A[MIN]
DQ0 Command
MSB A[MAX]
LSB
DQ1 High-Z DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT DOUT
MSB
Dummy cycles
Dual
0 3 4 Cx
C
Dummy cycles
Quad
0 1 2 Cx
C
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 56 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
ONE TIME PROGRAMMABLE Operations
PROGRAM OTP ARRAY programs, at most, 64 bytes to the OTP memory area and one
OTP control byte. When the operation is in progress, the write in progress bit is set to 1.
The write enable latch bit is cleared to 0, whether the operation is successful or not, and
the status register and flag status register can be polled for the operation status. When
the operation completes, the write in progress bit is cleared to 0.
If the operation times out, the write enable latch bit is reset and the program fail bit is
set to 1. If S# is not driven HIGH, the command is not executed, flag status register error
bits are not set, and the write enable latch remains set to 1.
The OTP control byte (byte 64) is used to permanently lock the OTP memory array.
Extended
0 7 8 Cx
C
Dual
0 3 4 Cx
C
Quad
0 1 2 Cx
C
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 57 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
XIP Mode
XIP Mode
Execute-in-place (XIP) mode allows the memory to be read by sending an address to the
device and then receiving the data on one, two, or four pins in parallel, depending on
the customer requirements. XIP mode offers maximum flexibility to the application,
saves instruction overhead, and reduces random access time.
Mode 3 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
C Mode 0
tVSI (<100µ)
S#
A[MIN] LSB
DQ0 Xb DOUT DOUT DOUT DOUT DOUT
Dummy cycles
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 58 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
XIP Mode
Note: 1. Xb is the XIP confirmation bit and should be set as follows: 0 to keep XIP state; 1 to exit
XIP mode and return to standard read mode.
Note: 1. In a device with a dedicated part number, memory can be reset only when the device is
deselected.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 59 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Power-Up and Power-Down
VCC
VCC,max
Chip selection not allowed
VCC,min
Chip tVTW = tVTR
reset
Polling allowed Device fully accessible
VWI
Time
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 60 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Power-Up and Power-Down
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 61 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
AC Reset Specifications
AC Reset Specifications
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 62 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
AC Reset Specifications
S#
tSHRH tRHSL
tRLRH
RESET#
Don’t Care
0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7
C
tSHSL2 tSHSL3
Reset enable Reset memory
S#
DQ0
tSHSL
S#
C
tCHCL
tDVCH tCHDX tCLCH
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 63 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
AC Reset Specifications
Figure 37: Write Protect Setup and Hold During WRITE STATUS REGISTER Operation (SRWD = 1)
W#/VPP
tWHSL tSHWL
S#
DQ0
Don’t Care
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 64 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
AC Reset Specifications
S#
C
tCHHH
tHLQZ tHHQX
DQ0
DQ1
HOLD#
Don’t Care
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 65 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
AC Reset Specifications
S#
DQ1 Address
LSB in
Don’t Care
End of command
(identified by WIP polling)
S#
DQ0
tVPPHSL
VPPH
VPP
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 66 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Absolute Ratings and Operating Conditions
Notes: 1. Compliant with JEDEC Standard J-STD-020C (for small-body, Sn-Pb or Pb assembly),
RoHS, and the European directive on Restrictions on Hazardous Substances (RoHS)
2002/95/EU.
2. JEDEC Standard JESD22-A114A (C1 = 100pF, R1 = 1500Ω, R2 = 500Ω).
Note: 1. These parameters are sampled only, not 100% tested. TA = 25°C at 54 MHz.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 67 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Absolute Ratings and Operating Conditions
Note: 1. 0.8VCC = VCC for dual/quad operations; 0.2VCC = 0V for dual/quad operations.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 68 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
DC Characteristics and Operating Conditions
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 69 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
AC Characteristics and Operating Conditions – Standard
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 70 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
AC Characteristics and Operating Conditions – Enhanced
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 71 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
AC Characteristics and Operating Conditions – Enhanced
Notes: 1. These values are valid for product N25Q128A13Exx4xx from week code 36 2014 on-
wards.
2. When using the PAGE PROGRAM command to program consecutive bytes, optimized
timings are obtained with one sequence including all the bytes versus several sequences
of only a few bytes (1 < n < 256).
3. int(A) corresponds to the upper integer part of A. For example int(12/8) = 2, int(32/8) = 4
int(15.3) =16.
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 72 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Package Dimensions
Package Dimensions
6 TYP
Pin 1 ID Pin 1 ID
laser marking option
Pin 1 ID
+0.08
3.00 ±0.20 0.40 -0.05
+0.15
0.6 -0.1
0.80 ±0.10
0.1 C
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 73 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Package Dimensions
8 1
5 4
eee M C A B
+0.08
0.40 -0.05
aaa C
0.50 -0.05
fff M C
5.16 TYP
+0.10
0.2
MIN
bbb C
ddd C
0.85 TYP/ 0.05 MAX
1 MAX
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 74 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Package Dimensions
0.79 TYP
Seating
plane
A
0.1 A
4.00 C 8 ±0.10
D
1.00 TYP
E
6 ±0.10
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 75 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Package Dimensions
Seating plane
0.1 A
A
24X Ø0.4
Dimensions apply
to solder balls post- Ball A1 ID Ball A1 ID
reflow on Ø0.4 SMD
ball pads. 4 3 2 1
5 CTR C
8 ±0.1 D
E
1 TYP
F
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 76 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Package Dimensions
7.50 ±0.10
1 8 0° MIN/8° MAX
0.1 Z
0.33 MIN/ 0.40 MIN/
0.51 MAX 1.27 TYP Z 1.27 MAX
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 77 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Package Dimensions
1.27 TYP
5.08 MIN/
5.49 MAX
7.70 MIN/
8.10 MAX
5.08 MIN/
5.49 MAX
1 0.05 MIN/
0.25 MAX 0º MIN/ 0.5 MIN/
10º MAX 0.8 MAX
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 78 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Part Number Ordering Information
Part Number
Category Category Details Notes
Device type N25Q = Serial NOR Flash memory, Multiple Input/Output (Single, Dual, Quad I/O), XIP
Density 128 = 128Mb
Technology A = 65nm
Feature set 1 = Byte addressability; HOLD pin; Micron XIP
2 = Byte addressability; HOLD pin; Basic XIP
3 = Byte addressability; RST# pin; Micron XIP
4 = Byte addressability; RST# pin; Basic XIP
Operating voltage 3 = VCC = 2.7 to 3.6V
Block structure E = Uniform (64KB and 4KB)
Package F7 = V-PDFN-8 6mm x 5mm Sawn (MLP8 6mm x 5mm)
(RoHS-compliant) F8 = V-PDFN-8 8mm x 6mm (MLP8 8mm x 6mm)
12 = T-PBGA-24b05 6mm x 8mm
14 = T-PBGA-24b05 6mm x 8mm, 4x6 ball array
SF = SOP2-16 300 mils body width (SO16W)
SE = SOP2-8 208 mils body width (SO8W)
Temperature and 4 = IT: –40°C to +85°C; Device tested with standard test flow
test flow A = Automotive temperature range: –40 to +125°C; Device tested with high reliability cer-
tified test flow
H = IT: –40°C to +85°C; Device tested with high reliability certified test flow
Security features 0 = Default 1
Shipping material E = Tray
F = Tape and reel
G = Tube
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 79 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Part Number Ordering Information
Micron SPI
and JEDEC Shortened M25P M25P
Package Package M45PE N25Q M45PE Pack- Alternate
Name Name Package Description Symbol Symbol age Names Package Name
V-PDFN-8 DFN/6mm x Very thin, plastic small-out- MS F7 MLP8, DFN8, V-PSON1-8/6mm
6mm x 5mm 5mm Sawn line, 8 terminal pads (no VDFPN8, x 5mm Sawn,
Sawn leads), 6mm x 5mm Sawn VFQFPN8 VSON
V-PDFN-8 DFN/8mm x Very thin, plastic small out- ME F8 MLP8, VDFPN8 V-PSON1-8/8mm
8mm x 6mm 6mm line, 8 terminal pads (no x 6mm, VSON
leads), 8mm x 6mm
T-PBGA- TBGA 24 Thin plastic ball grid array, 24 ZM 12 TBGA24 6mm x –
24b05/6mm x balls, 6mm x 8mm 8mm
8mm
T-PBGA- TBGA 24 Thin plastic ball grid array, 24 – 14 TBGA24 6mm x –
24b05/6mm x balls, 6mm x 8mm, 8mm
8mm 4x6 ball array 4x6 ball array
4x6 ball array
SOP2- 16/ SO16W Small-outline integrated cir- MF SF SO16 wide 300 SOIC-16/300 mil,
300 mil cuit, 16 pins, wide (300 mil) mil body width SOP 16L 300 mil
SOP2- 8/ SO8W Small-outline integrated cir- MW SE SO8 wide 208 –
208 mil cuit, 8-pins, wide (208 mil) mil body width
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 80 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Revision History
Revision History
Rev. T – 02/2018
• Added Important Notes and Warnings section for further clarification aligning to in-
dustry standards
Rev. S – 11/2014
• Reviewed the SFDP table
Rev. R - 07/2014
• Added ICC1 for automotive
• Added AC characteristics and operating conditions table for enhanced program and
erase speed devices
Rev. Q – 05/2014
• Added to volatile configuration register, XIP settings column: description of Enable
and Disable.
Rev. P – 06/2013
• Added T-PBGA-24b05 6mm x 8mm, 4x6 ball array ballout and package information
Rev. O – 04/2013
• Updated the Nonvolatile Configuration Register Bit Definitions table
Rev. N – 01/2013
• Updated SOP2-8 (208 mils body width) - Package Code: SE in Package Dimensions
• Updated the READ ID Operation figure in READ ID Operations
• Updated ERASE Operations
• Added link to part number chart in Part Number Ordering Information
• Updated part numbers in Features
Rev. M – 07/2012
• Updated part numbers
Rev. L – 06/2012
• Updated tSSE specification in AC Reset Conditions table
Rev. K – 02/2012
• Changed status register bit 6 to indicate block protect instead of reserved
Rev. J – 12/2011
• Updated note for Read ID Data Out table
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 81 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Revision History
Rev. I – 10/2011
• Added READ ENHANCED VOLATILE CONFIGURATION REGISTER command and
WRITE ENHANCED VOLATILE CONFIGURATION REGISTER command to Command
Set
Rev. H – 08/2011
• Updated SOP2-8 (208 mils body width) - Package Code: SE in Package Dimensions
Rev. G – 08/2011
• Micron rebrand
Rev. F – 02/2011
• Updated order information
Rev. E – 01/2011
• Updated functionality
Rev. D – 10/2010
• Added the following packages: F6 = VDFPN8 6 x 5 mm (MLP 6 x 5) (RoHS compliant);
SE = SO8W (SO8 208 mils body width) (RoHS compliant)
• Changed the Typical specification for Erase to Suspend and Subsector
• Erase to Suspend in Operations Allowed / Disallowed During Device States
• Added tBE with V PP = V PPH and tSE with sector erase V PP = V PPH, TYP = 0.6s, MAX = 3s
to AC Characteristics
• Made miscellaneous text edits
Rev. C – 02/2010
• Corrected typographical error “iA” to “uA” for V OH in DC Characteristics
• Made the following specification changes in AC Characteristics: tW: changed MAX
from 15s to 8ms; tWNVCR: changed TYP from 1 to 0.2 and MAX from 15 to 3; tPP:
changed TYP from int(n/8) x 0.025 to int(n/8) x 0.015; tSSE: changed TYP from 150ms
to 0.2s and MAX from 500ms to 2s; tSE: changed TYP from 1s to 0.7s; tBE: changed
TYP from 256s to 170s and MAX from 770s to 250s
Rev. B – 05/2009
• Added the TBGA ballout and package information
• Updated PROGRAM/ERASE/SUSPEND operations; Device Protection; Read and Write
Volatile Configuration Register; Fast POR; Power-Up Timing graphics; Order Informa-
tion
Rev. A – 01/2009
• Initial release
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 82 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.
128Mb, 3V, Multiple I/O Serial Flash Memory
Revision History
09005aef845665fe
n25q_128mb_3v_65nm.pdf - Rev. T 02/18 EN 83 Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2012 Micron Technology, Inc. All rights reserved.