research-article

Hierarchical Statistical Leakage Analysis and Its Application

Authors:

Jürgen TeichAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 21, Issue 4

Article No.: 65, Pages 1 - 22

https://doi.org/10.1145/2896820

Published: 02 September 2016 Publication History

Abstract

In this article, we investigate a hierarchical statistical leakage analysis (HSLA) design flow where module-level statistical leakage models supplied by IP vendors are used to improve the efficiency and capacity of SoC statistical leakage power analysis. To solve the challenges of incorporating spatial correlations between IP modules at system level, we first propose a method to extract correlation-inclusive leakage models. Then a method to handle the spatial correlations at system level is proposed. Using this method, the runtime of system statistical leakage analysis (SLA) can be significantly improved without disclosing the netlists of the IP modules. Experimental results demonstrate that the proposed HSLA method is about 100 times faster than gate-level full-chip SLA methods while maintaining the accuracy. In addition, we also investigate one application of this HSLA method, a leakage-yield-driven floorplanning framework, to demonstrate the benefits of such an HSLA method in practice. Moreover, an optimized hierarchical leakage analysis method dedicated to the floorplanning framework is proposed. The effectiveness of the floorplanning framework and the optimized method are confirmed by extensive experimental results.

References

[1]

David Blaauw, Kaviraj Chopra, Ashish Srivastava, and Louis Scheffer. 2008. Statistical timing analysis: From basic principles to state of the art. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 27, 4, 589--607.

Digital Library

[2]

Shekhar Borkar. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25, 10--16.

Digital Library

[3]

F. Brglez, D. Bryan, and K. Kozminski. 1989. Combinational profiles of sequential benchmark circuits. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’89). 1929--1934.

[4]

Hongliang Chang and Sachin S. Sapatnekar. 2005. Full-chip analysis of leakage power under process variations, including spatial correlations. In Proceedings of the 42nd Design Automation Conference (DAC’05). 523--528.

Digital Library

[5]

Yun-Chih Chang, Yao-Wen Chang, Guang-Ming Wu, and Shu-Wei Wu. 2000. B*-trees: A new representation for non-slicing floorplans. In Proceedings of the 2000 Design Automation Conference (DAC’05). 458--463.

Digital Library

[6]

A. Goel, S. Vrudhula, F. Taraporevala, and P. Ghanta. 2009. Statistical timing models for large macro cells and IP blocks considering process variations. IEEE Transactions on Semiconductor Manufacturing 22, 1, 3--11.

[7]

Aseem Gupta, Nikil Dutt, Fadi Kurdahi, Kamal Khouri, and Magdy Abadir. 2006. Floorplan driven leakage power aware IP-based SoC design space exploration. In Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’06). 118--123.

Digital Library

[8]

A. Gupta, N. D. Dutt, F. J. Kurdahi, K. S. Khouri, and M. S. Abadir. 2007a. Stefal: A system level temperature- and floorplan-aware leakage power estimator for SoCs. In Proceedings of the 20th International Conference on VLSI Design (VLSI Design’07). IEEE, Los Alamitos, CA, 559--564.

Digital Library

[9]

A. Gupta, N. D. Dutt, F. J. Kurdahi, K. S. Khouri, and M. S. Abadir. 2007b. LEAF: A system level leakage-aware floorplanner for SoCs. In Proceedings of the 2007 Asia and South Pacific Design Automation Conference (ASP-DAC’07). 274--279.

Digital Library

[10]

Wei Huang, Mircea R. Stan, Kevin Skadron, Karthik Sankaranarayanan, Shougata Ghosh, and Sivakumar Velusam. 2004. Compact thermal modeling for temperature-aware design. In Proceedings of the 41st Annual Design Automation Conference (DAC’04). 878--883.

Digital Library

[11]

W. L. Hung, Y. Xie, N. Vijaykrishnan, C. Addo-Quaye, T. Theocharides, and M. J. Irwin. 2005. Thermal-aware floorplanning using genetic algorithms. In Proceedings of the 6th International Symposium on Quality Electronic Design (ISQED’05). 634--639.

Digital Library

[12]

I. T. Jolliffe. 2002. Principal Component Analysis. Springer.

[13]

Da-Cheng Juan, Yi-Lin Chuang, Diana Marculescu, and Yao-Wen Chang. 2012. Statistical thermal modeling and optimization considering leakage power variations. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’2012). 605--610.

Digital Library

[14]

Bing Li, Ning Chen, Manuel Schmidt, Walter Schneider, and Ulf Schlichtmann. 2009. On hierarchical statistical static timing analysis. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’09). 1320--1325.

Digital Library

[15]

Bing Li, Ning Chen, Yang Xu, and Ulf Schlichtmann. 2013. On timing model extraction and hierarchical statistical timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 32, 3, 367--380.

Digital Library

[16]

Martin Lukasiewycz, Michael Glaß, Christian Haubelt, and Jürgen Teich. 2008. Efficient symbolic multi-objective design space exploration. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC’08). IEEE, Los Alamitos, CA, 691--696.

Digital Library

[17]

Siva Narendra, Vivek De, Shekhar Borkar, Dimitri Antoniadis, and Anantha Chandrakasan. 2002. Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’02). 19--23.

Digital Library

[18]

Rajeev Rao, Ashish Srivastava, David Blaauw, and Dennis Sylvester. 2003. Statistical estimation of leakage current considering inter- and intra-die process variation. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’03). 84--89.

Digital Library

[19]

K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron. 2005. A case for thermal-aware floorplanning at the microarchitectural level. Journal of Instruction-Level Parallelism 7, 1--16.

[20]

Ruijing Shen, Ning Mi, Sheldon X.-D. Tan, Yici Cai, and Xianlong Hong. 2009. Statistical modeling and analysis of chip-level leakage power by spectral stochastic method. In ASP-DAC. 161--166.

Digital Library

[21]

Ruijing Shen, Sheldon X.-D. Tan, and Jinjun Xiong. 2010. A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation. In Proceedings of the 14th Asia and South Pacific Design Automation Conference (ASP-DAC’09). 481--486.

Digital Library

[22]

Ashish Srivastava, Robert Bai, David Blaauw, and Dennis Sylvester. 2002. Modeling and analysis of leakage power considering within-die process variations. In Proceedings of the 2002 International Symposium on Low Power Electronics and Design (ISLPED’02). 64--67.

Digital Library

[23]

Ashish Srivastava, Saumil Shah, Kanak Agarwal, Dennis Sylvester, David Blaauw, and Stephen Director. 2005. Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance. In Proceedings of the 42nd Design Automation Conference (DAC’05). 535--540.

Digital Library

[24]

Jinjun Xiong, Vladimir Zolotov, and Lei He. 2006. Robust extraction of spatial correlation. In Proceedings of the 2006 International Symposium on Physical Design (ISPD’06). 2--9.

Digital Library

[25]

Yang Xu, Bing Li, Ralph Hasholzner, Bernhard Rohfleisch, Christian Haubelt, and Jürgen Teich. 2012. Variation-aware leakage power model extraction for system-level hierarchical power analysis. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE’12). 346--351.

Digital Library

[26]

Yang Xu, Bo Wang, and Jürgen Teich. 2014. Parametric yield optimization using leakage-yield-driven floorplanning. In Proceedings of the 24th International Workshop on Power and Timing Modeling, Optimization, and Simulation (PATMOS’14). 1--6.

Cited By

Roman-Vicharra CChen YHu JAmrouch HHu JGarg SLin Y(2024)Flip-Flop Centric Incremental Placement for Simultaneous Timing and Clock Network Power OptimizationProceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD10.1145/3670474.3685949(1-7)Online publication date: 9-Sep-2024
https://dl.acm.org/doi/10.1145/3670474.3685949
Wang FLiu JYoung EChinnery DHui-Ru Jiang I(2023)FastPassProceedings of the 2023 International Symposium on Physical Design10.1145/3569052.3571879(9-16)Online publication date: 26-Mar-2023
https://dl.acm.org/doi/10.1145/3569052.3571879
Wang FLiu JLau WLi HYoung E(2023)FastPass: A Fast Pin Access Analysis Framework for Detailed Routability EnhancementIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.334630243:5(1566-1579)Online publication date: 25-Dec-2023
https://dl.acm.org/doi/10.1109/TCAD.2023.3346302
Show More Cited By

Index Terms

Hierarchical Statistical Leakage Analysis and Its Application
1. Hardware
  1. Power and energy
    1. Power estimation and optimization
      1. Chip-level power issues
      2. Circuits power issues

Recommendations

A low-leakage and high-writable SRAM cell with back-gate biasing in FinFET technology

This paper presents a novel low-leakage and high-writable 8T SRAM cell based on FinFET technology. This cell reduces leakage current and consequently leakage power by dynamically adjusting the back gate of the stacked independent-gate FinFET devices. ...
Leakage reduction, delay compensation using partition-based tunable body-biasing techniques

In recent years, fabrication technology of CMOS has scaled to nanometer dimensions. As scaling progresses, several new challenges follow. Among them, the most noticeable two are process variations and leakage current of the circuit. To tackle the ...
Statistical static timing analysis considering leakage variability in power gated designs
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and design

This paper is the first to study the impact of fluctuations in virtual power supply rail (vvdd) of power-gated designs on the circuit timing, where the vvdd fluctuations are due to process-induced leakage variability. We present a Monte Carlo-based ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 21, Issue 4

September 2016

423 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/2939671

Editor:
Naehyuck Chang
Korea Advanced Institute of Science and Technology, Korea

Issue’s Table of Contents

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 02 September 2016

Accepted: 01 February 2016

Revised: 01 January 2016

Received: 01 October 2015

Published in TODAES Volume 21, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Project PowerEval (funded by Bayerisches Wirtschafsministerium)

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
78
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Roman-Vicharra CChen YHu JAmrouch HHu JGarg SLin Y(2024)Flip-Flop Centric Incremental Placement for Simultaneous Timing and Clock Network Power OptimizationProceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD10.1145/3670474.3685949(1-7)Online publication date: 9-Sep-2024
https://dl.acm.org/doi/10.1145/3670474.3685949
Wang FLiu JYoung EChinnery DHui-Ru Jiang I(2023)FastPassProceedings of the 2023 International Symposium on Physical Design10.1145/3569052.3571879(9-16)Online publication date: 26-Mar-2023
https://dl.acm.org/doi/10.1145/3569052.3571879
Wang FLiu JLau WLi HYoung E(2023)FastPass: A Fast Pin Access Analysis Framework for Detailed Routability EnhancementIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2023.334630243:5(1566-1579)Online publication date: 25-Dec-2023
https://dl.acm.org/doi/10.1109/TCAD.2023.3346302
Khasawneh MMadden PHomayoun HTaskin BMohsenin TZhao W(2019)HydraRouteProceedings of the 2019 on Great Lakes Symposium on VLSI10.1145/3299874.3317997(177-182)Online publication date: 13-May-2019
https://dl.acm.org/doi/10.1145/3299874.3317997

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents