Lyt0002/0004-0006 Lytswitch-0 Off-Line Low Power Led Driver Ic Family
Lyt0002/0004-0006 Lytswitch-0 Off-Line Low Power Led Driver Ic Family
Lyt0002/0004-0006 Lytswitch-0 Off-Line Low Power Led Driver Ic Family
Product Highlights
• High power factor meeting EU and USA requirements FB BP
• Very low component count D S
• Frequency jitter reduces EMI LYTSwitch-0
• No bias supply or transformer required
VIN
Cost-Effective LED driver
The LYTSwitch-0 family parts are a highly integrated combination
of controller, driver and switching power MOSFET that enable low
component-count, non-isolated switching topologies for highly PI-6810-060613
(a)
cost competitive LED lighting applications.
FB BP
High-Side + D S
• Output referenced to input
Buck – LYTSwitch-0 • Positive output (VO) with respect to -VIN
Direct • Step down – VO < VIN
VIN
Feedback • Low cost direct feedback (±5% typ.)
PI-7043-053113
PI-7046-053113
PI-7047-060313
2
Rev. B 06/15 www.power.com
LYT0002/0004-0006
BYPASS DRAIN
(BP) (D)
REGULATOR
5.8 V
BYPASS PIN
UNDERVOLTAGE
+
5.8 V -
4.85 V CURRENT LIMIT
COMPARATOR
+
6.3 V
- VI
LIMIT
JITTER
CLOCK
DCMAX
FEEDBACK THERMAL
(FB) SHUTDOWN
OSCILLATOR
1.65 V -VT
S Q
R Q
LEADING
EDGE
BLANKING SOURCE
(S)
PI-3904-032213
BYPASS DRAIN
(BP) (D)
REGULATOR
5.8 V
FAULT
PRESENT
AUTO-
RESTART BYPASS PIN
6.3 V COUNTER UNDERVOLTAGE
+
CLOCK
5.8 V - CURRENT LIMIT
RESET 4.85 V COMPARATOR
- VI
LIMIT
JITTER
CLOCK
DCMAX
FEEDBACK THERMAL
SHUTDOWN
(FB) OSCILLATOR
1.65 V -VT
S Q
R Q
LEADING
EDGE
BLANKING SOURCE
(S)
PI-2367-032213
3
www.power.com Rev. B 06/15
LYT0002/0004-0006
DRAIN (D) Pin: and quasi-peak emissions. The frequency jitter should be
Power MOSFET Drain connection. Provides internal operating measured with the oscilloscope triggered at the falling edge of
current for both start-up and steady-state operation. the Drain waveform. The waveform in Figure 5 illustrates the
frequency jitter of the LYTSwitch-0.
BYPASS (BP) Pin:
Connection point for a 0.1 mF external bypass capacitor for the Feedback Input Circuit
internally generated 5.8 V supply. The feedback input circuit at the FEEDBACK pin consists of a
low impedance source follower output set at 1.65 V. When the
FEEDBACK (FB) Pin: current delivered into this pin exceeds 49 µA, a low logic level
During normal operation, switching of the power MOSFET is (disable) is generated at the output of the feedback circuit. This
controlled by this pin. Power MOSFET switching is terminated output is sampled at the beginning of each cycle on the rising
when a current greater than 49 µA is delivered into this pin. edge of the clock signal. If high, the power MOSFET is turned
on for that cycle (enabled), otherwise the power MOSFET remains
SOURCE (S) Pin: off (disabled). Since the sampling is done only at the beginning
This pin is the power MOSFET source connection. It is also the of each cycle, subsequent changes in the FEEDBACK pin
ground reference for the BYPASS and FEEDBACK pins. voltage or current during the remainder of the cycle are ignored.
Over-Temperature Protection
LYTSwitch-0 Functional Description The thermal shutdown circuitry senses the die temperature.
The threshold is set at 142 °C typical with a 75 °C hysteresis.
LYTSwitch-0 combines a high-voltage power MOSFET switch When the die temperature rises above this threshold (142 °C)
with a power supply controller in one device. Unlike conventional the power MOSFET is disabled and remains disabled until the
PWM (pulse width modulator) controllers, LYTSwitch-0 uses a die temperature falls by 75 °C, at which point it is re-enabled.
simple ON/OFF control to regulate the output voltage. The
LYTSwitch-0 controller consists of an oscillator, feedback (sense Current Limit
and logic) circuit, 5.8 V regulator, BYPASS pin undervoltage circuit, The current limit circuit senses the current in the power
over-temperature protection, frequency jittering, current limit MOSFET. When this current exceeds the internal threshold
circuit, leading edge blanking and a 700 V power MOSFET. The (ILIMIT ), the power MOSFET is turned off for the remainder of that
LYTSwitch-0 incorporates additional circuitry for auto-restart. cycle. The leading edge blanking circuit inhibits the current limit
comparator for a short time (tLEB) after the power MOSFET is
Oscillator turned on. This leading edge blanking time has been set so
The typical oscillator frequency is internally set to an average of that current spikes caused by capacitance and rectifier reverse
66 kHz. Two signals are generated from the oscillator: the recovery time will not cause premature termination of the
maximum duty cycle signal (DCMAX) and the clock signal that switching pulse cycle.
indicates the beginning of each cycle.
Auto-Restart (LYT0004-0006)
The LYTSwitch-0 oscillator incorporates circuitry that introduces In the event of a fault condition such as output overload, output
a small amount of frequency jitter, typically 4 kHz peak-to-peak, short, or an open loop condition, LYTSwitch-0 enters into
to minimize EMI emission. The modulation rate of the frequency auto-restart operation. An internal counter clocked by the
jitter is set to 1 kHz to optimize EMI reduction for both average oscillator gets reset every time the FEEDBACK pin is pulled
4
Rev. B 06/15 www.power.com
LYT0002/0004-0006
600 while still meeting conducted EMI limits. Power factor is >0.5
PI-3660-081303
at 230 VAC and >0.7 PF at 120 VAC meeting requirements for
500
LED lamps in Europe and USA.
VDRAIN
400
The input stage comprises fusible resistor RF1, bridge rectifier
300
BR1, capacitors C1 and C2, and inductor L1. Resistor RF1 is a
flame proof, fusible, wire wound resistor. It accomplishes
200 several functions: a) Inrush current limitation to below specification
of BR1; b) Differential mode conducted EMI noise attenuation; c)
100 Fuse should any other component fail short-circuit; d) Higher
power factor. Capacitor C1, C2 and inductor L1 forms a π filter
0 to reduce differential mode EMI. Capacitor C2 provides local
68 kHz decoupling for the switching current through U1. There is an
64 kHz optional parallel resistor on the board across L1 which damps
the resonance of the pi filter.
R1 C4
4.7 kΩ C3 22 µF
100 nF 16 V
FB BP 25 V
5 4 54 V, 110 mA
BR1 L1 D S L2 +
MB6S 4.7 mH LYTSwitch-0
RF1 600 V U1
LYT0006P R2
L 4.7 Ω 18.7 Ω
1%
C1 C2 C5
90 - 265 RV1* 47 nF 330 nF 47 µF
VAC 275 VAC 630 V 450 V 63 V
N D1
MURS160T3G
Figure 6. Universal Input, 54 V, 110 mA Constant Current Power Supply using LYTSwitch-0.
5
www.power.com Rev. B 06/15
LYT0002/0004-0006
The output current is regulated via the voltage across R2 during Component Selection
the free-wheeling period when the internal MOSFET of U1 is off. Referring to Figure 6, the following considerations may be
This voltage is filtered by capacitor (C4) and fed into the helpful in selecting components for a LYTSwitch-0 design.
FEEDBACK pin of U1. Regulation is maintained by skipping
switching cycles. As the output current rises, the voltage on Optional Varistor (RV1)
the FEEDBACK pin will rise. If this exceeds VFB then subsequent The Metal Oxide Varistor (RV1) is used to suppress the line
cycles will be skipped until the voltage reduces below VFB. surge in order to meet IEC61000-4-5 (differential input line
1.2/50 ms and differential ring wave input line surge). A MOV is
Open-loop protection is provided via the auto-restart function. recommended for high PF designs with surge levels of 1 kV or
If no cycles are skipped during a 50 ms period LYTSwitch-0 will greater. High PF design requires lower input capacitance values
enter auto-restart (LYT0004-0006), limiting the average output giving a greater voltage rise across limited input capacitance
power to approximately 6% of the maximum overload power. during surge events. A MOV is typically not required if the
The auto-restart function requires the value of C3 to be 100 nF design will use high-input capacitance (mF’s vs. nF’s) (non-PF
or greater such that the IC remains operational from half-line application).
cycle to half-line cycle.
Input Capacitance C1 and C2
For disconnected LED protection an optional Zener (not shown) Use a film capacitor if the input capacitance is less than 1 mF.
can be placed across the output. This will fuse short-circuit Make sure that the RMS current rating is not exceeded especially
and prevent the output voltage rising. if planning to use electrolytic capacitor. For universal or high-
line only input design use 400 V or 630 V rated capacitors, and
Key Application Considerations for low-line only use 250 V rated capacitors for lower cost and
smaller size.
LYTSwitch-0 Design Considerations
Free-wheeling Diode D1
Output Current Table Diode D1 should be an ultrafast type. For MDCM, reverse
Data sheet maximum output current table (Table 1) represents recovery time of ≤75 ns should be used in designs where the
the maximum practical continuous output current for both diode temperature is 70 °C or below. Slower diodes are not
mostly discontinuous conduction mode (MDCM) and continuous acceptable, as continuous mode operation will always occur
conduction mode (CCM) of operation that can be delivered during start-up, causing high leading edge current spikes,
from a given LYTSwitch-0 device under the following assumed terminating the switching cycle prematurely, and preventing the
conditions: output from reaching regulation. If the diode temperature is
1. Buck converter topology. above 70 °C then a diode with a reverse recovery time of ≤35 ns
2. The minimum DC input voltage is equal to voltage output. should be used.
3. For CCM operation a KRP* of 0.4.
4. Output voltage of 54 VDC. For CCM an ultrafast diode with reverse recovery time ≤35 ns
5. Efficiency of 90%. should be used. Slower diodes cause excessive leading edge
6. A catch/free-wheeling diode with tRR ≈35 ns is used. current spikes, terminating the switching cycle prematurely and
7. The part is board mounted with SOURCE pins soldered to a preventing full power delivery.
sufficient area of copper to keep the SOURCE pin tempera-
ture at or below 100 °C. Standard plastic or fast (tRR >75 ns) diodes should never be
*KRP is the ratio of ripple to peak inductor current. used as the large reverse recovery currents can cause
excessive power dissipation in the diode and/or exceed the
LYTSwitch-0 Selection and Selection Between maximum drain current specification of LYTSwitch-0.
MDCM and CCM Operation
Inductor L1
Select the LYTSwitch-0 device, free-wheeling diode and output Choose any standard off-the-shelf inductor that meets the
inductor that gives the lowest overall cost. In general, MDCM design requirements. A “drum” or “dog bone” “I” core inductor
provides the lowest cost and highest efficiency converter. CCM is recommended with a single ferrite element due to its low-cost
designs require a larger inductor and ultrafast (tRR ≈35 ns) and very low audible noise properties. The typical inductance
free-wheeling diode in all cases. It is lower cost to use a larger value and RMS current rating can be obtained from the
LYTSwitch-0 in MDCM than a smaller LinkSwitch-0 in CCM LYTSwitch-0 PIXls design spreadsheet. The PIXls application is
because of the additional external component costs of a CCM part of the PI Expert design suite available for free download
design. However, if the highest output current is required, CCM from Power Integrations. Choose L1 greater than or equal to
should be employed following the guidelines below. the typical calculated inductance.
Topology Options Note that the open magnetic path of non-shielded discrete
LYTSwitch-0 can be used in all common topologies, with or inductors may cause inductance value changes when placed
without an optocoupler and reference to improve output voltage within metal enclosure requiring a larger value to be used.
tolerance and regulation. Table 2 provide a summary of these
configurations.
6
Rev. B 06/15 www.power.com
LYT0002/0004-0006
Sense Resistor R2 The loop formed between the LYTSwitch-0, inductor (L2),
Sense resistor should be a 1% tolerance and either pulse rated free-wheeling diode (D1), and output capacitor (C5) should be
or overdesigned to avoid resistance drift with time. If using a kept as small as possible. The BYPASS pin capacitor C3
standard metal film type, overdesign power rating by 2-4 times. (Figure 7a) should be located physically close to the SOURCE (S)
The value of the resistor is provided in the design spreadsheet. and BYPASS (BP) pins. To minimize direct coupling from
U1
R3 C4
D FB
D1
LYTSwitch-0
R1 L1 R2 BP
C3
S S
RF1
S S
AC
INPUT VR1
RV1
C1
C2
~ +
DC
OUTPUT
~ –
L2
BR1
C5
PI-7033-052913
Figure 7a. Recommended Printed Circuit Layout for LYTSwitch-0 in a Buck Converter Configuration using P Package.
7
www.power.com Rev. B 06/15
LYT0002/0004-0006
U1
D S +
LYTSwitch-0
R1 C2 S
FB S
RV1
L1 BP S
AC DC
D1 OUTPUT
INPUT C5 VR1
C1
C4
R2
R3
C3
~ + L2
RF1
~ –
BR1
Optimize hatched copper areas ( ) for heat sinking.
PI-7032-061313
Figure 7b. Recommended Printed Circuit Layout for LYTSwitch-0 in a Buck Converter Configuration using D Package to Bottom Side of the Board.
switching nodes, the LYTSwitch-0 should be placed away from RDS(ON) from part to part. A battery powered thermocouple
AC input lines. It may be advantageous to place capacitors C1 meter is recommended to make measurements when the
and C2 in-between LYTSwitch-0 and the AC input. SOURCE pins are a switching node. Alternatively, the
ambient temperature may be raised to indicate margin to
Quick Design Checklist thermal shutdown.
4. Check for any presence of reverse current in the DRIAN pin
As with any power supply design, all LYTSwitch-0 designs during start-up with the output capacitance fully discharged.
should be verified for proper functionality on the bench. The Presence of reverse current is possible for CCM (high-power
following minimum tests are recommended: inductance >3 mH) at certain conditions for limited input
1. Correct diode selection – UF400x series diodes are capacitance (VOUT = VBULK_MIN every input half-line AC cycle).
recommended only for designs that operate in MDCM at an Using a current probe, check if negative current is measured
ambient of 70 °C or below. For designs operating in either by increase input capacitance, reduce inductance or
continuous conduction mode (CCM) and/or higher ambient, place an ultrafast diode in series with the Drain node.
then a diode with a reverse recovery time of 35 ns or better, 5. Follow the design procedure in AN-60 for the optimum line
such as the BYV26C, is recommended. regulation.
2. Maximum drain current – Verify that the peak drain current is 6. Power factor can be optimized by adjusting the conduction
below the data sheet peak drain specification under time of the bridge rectifier. Refer to AN-60 for more details.
worst-case conditions of highest line voltage, maximum
overload (just prior to auto-restart) and highest ambient In a LYTSwitch-0 design using a buck or buck-boost converter
temperature. topology, the SOURCE pin is a switching node. Oscilloscope
3. Thermal check – At maximum output power, minimum input measurements should therefore be made with probe grounded
voltage and maximum ambient temperature, verify that the to a DC voltage, such as primary return or DC input rail, and not
LYTSwitch-0 SOURCE pin temperature is 110 °C or below. to the SOURCE pins. The power supply input must always be
This figure ensures adequate margin due to variations in supplied from an isolated source (e.g. via an isolation transformer).
8
Rev. B 06/15 www.power.com
LYT0002/0004-0006
Thermal Resistance
Thermal Resistance: P Package: Notes:
(qJA) .................................70 °C/W(3); 60 °C/W(4) 1. Measured on pin 2 (SOURCE) close to plastic interface.
(qJC)(1) ..................................................11 °C/W 2. Measured on pin 8 (SOURCE) close to plastic interface.
D Package: 3. Soldered to 0.36 sq. in. (232 mm2), 2 oz. (610 g/m2) copper clad.
(qJA) ...............................100 °C/W(3); 80 °C/W(4) 4. Soldered to 1 sq. in. (645 mm2), 2 oz. (610 g/m2) copper clad.
(qJC)(2)...................................................30 °C/W
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
Parameter Symbol See Figure 8 Min Typ Max Units
(Unless Otherwise Specified)
Control Functions
Output Average 62 66 70
fOSC TJ = 25 °C kHz
Frequency Peak-Peak Jitter 4
VFB ≥2 V
IS1 (MOSFET Not Switching) 130 220 mA
See Note A
9
www.power.com Rev. B 06/15
LYT0002/0004-0006
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
Parameter Symbol See Figure 8 Min Typ Max Units
(Unless Otherwise Specified)
BYPASS Pin
VBP 5.55 5.8 6.10 V
Voltage
BYPASS Pin
VBPH 0.8 0.95 1.2 V
Voltage Hysteresis
BYPASS Pin
IBPSC See Note D 68 mA
Supply Current
Circuit Protection
di/dt = 55 mA/ms
126 136 146
TJ = 25 °C
LYT0002
di/dt = 250 mA/ms
145 165 185
TJ = 25 °C
di/dt = 65 mA/ms
195 210 225
TJ = 25 °C
LYT0004
di/dt = 415 mA/ms
222 265 282
ILIMIT TJ = 25 °C
Current Limit mA
(See Note E) di/dt = 75 mA/ms
240 257 275
TJ = 25 °C
LYT0005
di/dt = 500 mA/ms
271 310 345
TJ = 25 °C
di/dt = 95 mA/ms
350 375 401
TJ = 25 °C
LYT0006
di/dt = 610 mA/ms
396 450 504
TJ = 25 °C
LYT0002/0004 280 360 475
Leading Edge TJ = 25 °C
tLEB 170 215 ns
Blanking Time See Note F
Thermal Shutdown
TSD 135 142 150 °C
Temperature
Thermal Shutdown
TSHD See Note G 75 °C
Hysteresis
10
Rev. B 06/15 www.power.com
LYT0002/0004-0006
Conditions
SOURCE = 0 V; TJ = -40 to 125 °C
Parameter Symbol See Figure 8 Min Typ Max Units
(Unless Otherwise Specified)
Output
TJ = 25 °C 42 55.2
LYT0002
ID = 13 mA TJ = 100 °C 67 88.4
TJ = 25 °C 21 27.6
LYT0004
ID = 25 mA TJ = 100 °C 40 44.2
ON-State
RDS(ON) W
Resistance TJ = 25 °C 11 13.8
LYT0005
ID = 35 mA TJ = 100 °C 19 22.1
TJ = 25 °C 6 8.1
LYT0006
ID = 45 mA TJ = 100 °C 11 12.9
LYT0002 50
VBP = 6.2 V,
OFF-State Drain VFB ≥2 V, LYT0004 60
IDSS mA
Leakage Current VDS = 560 V, LYT0005 75
TJ = 25 °C
LYT0006 90
Rise Time tR 50 ns
Measured in a Typical Buck
Fall Time tF Converter Application 50 ns
Output Disable
tDST 0.5 ms
Setup Time
NOTES:
A. Total current consumption is the sum of IS1 and IDSS when FEEDBACK pin voltage is ≥2 V (MOSFET not switching) and the sum of
IS2 and IDSS when FEEDBACK pin is shorted to SOURCE (MOSFET switching).
B Since the output power MOSFET is switching, it is difficult to isolate the switching current from the supply current at the DRAIN.
An alternative is to measure the BYPASS pin current at 6 V.
C. See Typical Performance Characteristics section Figure 15 for BYPASS pin start-up charging waveform.
D. This current is only intended to supply an optional optocoupler connected between the BYPASS and FEEDBACK pins and not
any other external circuitry.
E. For current limit at other di/dt values, refer to Figure 14.
F. This parameter is guaranteed by design.
G. This parameter is derived from characterization.
H. Auto-restart on time has the same temperature characteristics as the oscillator (inversely proportional to frequency).
11
www.power.com Rev. B 06/15
LYT0002/0004-0006
470 Ω
5W 470 kΩ
D FB
S1 S2
BP
50 V 50 V
S S 0.1 µF
S S
PI-3490-060204
DCMAX
(internal signal)
tP
FB
tEN
VDRAIN
1
t =
P fOSC
PI-3707-112503
Figure 9. LYTSwitch-0 Duty Cycle Measurement. Figure 10. LYTSwitch-0 Output Enable Timing.
12
Rev. B 06/15 www.power.com
LYT0002/0004-0006
1.1 1.2
PI-2680-012301
PI-2213-012301
1.0
(Normalized to 25 °C)
(Normalized to 25 °C)
Breakdown Voltage
Output Frequency
0.8
1.0 0.6
0.4
0.2
0.9 0
-50 -25 0 25 50 75 100 125 150 -50 -25 0 25 50 75 100 125
Junction Temperature (°C) Junction Temperature ( °C)
Figure 11. Breakdown vs. Temperature. Figure 12. Frequency vs. Temperature.
1.4 1.4
PI-6812-061213
PI-3709-111203
1.0 1.0
Current Limit
0.8 0.8
Normalized
Normalized di/dt Normalized Current
0.6 di/dt = 1 0.6 di/dt = 1 Limit = 1
di/dt = 6
LYT0002 55 mA/µs 136 mA
0.4 0.4 LYT0004 65 mA/µs 210 mA
LYT0005 75 mA/µs 257 mA
0.2 0.2 LYT0006 95 mA/µs 450 mA
0 0
-50 0 50 100 150 1 2 3 4 5 6
Temperature (°C) Normalized di/dt
Figure 13. Current Limit vs. Temperature at Normalized di/dt. Figure 14. Current Limit vs. di/dt.
7 400
PI-2240-012301
PI-6813-061213
6 350
BYPASS Pin Voltage (V)
25 °C
300
Drain Current (mA)
5
100 °C
4 250
3 200
Scaling Factors:
2 150
LYT0002 0.5
LYT0004 1.0
1 100 LYT0005 2.0
LYT0006 3.4
0 50
0
0 0.2 0.4 0.6 0.8 1.0 0 2 4 6 8 10 12 14 16 18 20
Time (ms) Drain Voltage (V)
Figure 15. BYPASS Pin Start-up Waveform. Figure 16. Output Characteristics.
13
www.power.com Rev. B 06/15
LYT0002/0004-0006
1000
PI-6814-061213
Drain Capacitance (pF)
100
Scaling Factors:
LYT0002 0.5
LYT0004 1.0
LYT0005 2.0
LYT0006 3.4
10
1
0 100 200 300 400 500 600
Drain Voltage (V)
Figure 17. COSS vs. Drain Voltage.
14
Rev. B 06/15 www.power.com
LYT0002/0004-0006
PDIP-8B (P Package)
⊕D S .004 (.10)
.137 (3.48) Notes:
MINIMUM 1. Package dimensions conform to JEDEC specification
-E-
MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP)
package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are
shown in parentheses.
3. Dimensions shown do not include mold flash or other
.240 (6.10) protrusions. Mold flash or protrusions shall not exceed
.260 (6.60) .006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clock-
wise to Pin 8 when viewed from the top. The notch and/or
dimple are aids in locating Pin 1. Pin 6 is omitted.
5. Minimum metal to metal spacing at the package body for
the omitted lead location is .137 inch (3.48 mm).
Pin 1 6. Lead width measured at package body.
7. Lead spacing measured with the leads constrained to be
.367 (9.32) perpendicular to plane T.
-D- .387 (9.83)
.057 (1.45)
.068 (1.73)
(NOTE 6)
-T-
SEATING .008 (.20)
PLANE .120 (3.05) .015 (.38)
.140 (3.56)
.014 (.36)
.053 (1.35)
.300 (7.62) P08B
.022 (.56) ⊕T E D S .010 (.25) M .390 (9.91)
PI-2551-040110
15
www.power.com Rev. B 06/15
LYT0002/0004-0006
SO-8C (D Package)
0.10 (0.004) C A-B 2X
2 DETAIL A
4 B
4.90 (0.193) BSC
A 4
D
8 5
GAUGE
PLANE
SEATING
PLANE
2 3.90 (0.154) BSC 6.00 (0.236) BSC o
C 0-8
0.25 (0.010)
1.04 (0.041) REF
BSC
0.10 (0.004) C D
0.40 (0.016)
2X 1
Pin 1 ID 4 0.20 (0.008) C 1.27 (0.050)
1.27 (0.050) BSC 2X
7X 0.31 - 0.51 (0.012 - 0.020)
0.25 (0.010) M C A-B D
C 0.17 (0.007)
0.25 (0.010)
Reference
Solder Pad +
Dimensions
Notes:
1. JEDEC reference: MS-012.
2.00 (0.079) 4.90 (0.193) 2. Package outline exclusive of mold flash and metal burr.
3. Package outline inclusive of plating thickness.
4. Datums A and B to be determined at datum plane H.
+ + + 5. Controlling dimensions are in millimeters. Inch dimensions
are shown in parenthesis. Angles in degrees.
1.27 (0.050) 0.60 (0.024)
D07C PI-4526-040110
16
Rev. B 06/15 www.power.com
LYT0002/0004-0006
Notes
17
www.power.com Rev. B 06/15
Revision Notes Date
A Initial Release 06/13
B Updated with new Brand Style Logo. 06/15
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered
by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations.
A complete list of Power Integrations patents may be found at www.power.com. Power Integrations grants its customers a license under
certain patent rights as set forth at http://www.power.com/ip.htm.
1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii)
whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant
injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause
the failure of the life support device or system, or to affect its safety or effectiveness.
The PI logo, TOPSwitch, TinySwitch, LinkSwitch, LYTSwitch, InnoSwitch, DPA-Switch, PeakSwitch, CAPZero, SENZero, LinkZero,
HiperPFS, HiperTFS, HiperLCS, Qspeed, EcoSmart, Clampless, E-Shield, Filterfuse, FluxLink, StakFET, PI Expert and PI FACTS are
trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2015, Power Integrations, Inc.