research-article

Computation of Seeds for LFSR-Based n-Detection Test Generation

Author:

Irith PomeranzAuthors Info & Claims

ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 22, Issue 2

Article No.: 29, Pages 1 - 13

https://doi.org/10.1145/2994144

Published: 04 January 2017 Publication History

Abstract

This article describes a new procedure that generates seeds for LFSR-based test generation when the goal is to produce an n-detection test set. The procedure does not use test cubes in order to avoid the situation where a seed does not exist for a given test cube with a given LFSR. Instead, the procedure starts from a set of seeds that produces a one-detection test set. It modifies seeds to obtain new seeds such that the tests they produce increase the numbers of detections of target faults. The modification procedure also increases the number of faults that each additional seed detects. Experimental results are presented to demonstrate the effectiveness of the procedure.

References

[1]

O. Acevedo and D. Kagaris. 2012. Using the Berlekamp-Massey algorithm to obtain LFSR characteristic polynomials for TPG. In 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT’12). 233--238.

Digital Library

[2]

S. Alampally, R. T. Venkatesh, P. Shanmugasundaram, R. A. Parekhji, and V. D. Agrawal. 2011. An efficient test data reduction technique through dynamic pattern mixing across multiple fault models. In 29th VLSI Test Symposium. 285--290.

[3]

P. H. Bardell, W. H. McAnney, and J. Savir. 1987. Built-in Test for VLSI: Pseudorandom Techniques. Wiley-Interscience, New York, NY.

[4]

C. Barnhart, V. Brunkhorst, F. Distler, O. Farnsworth, B. Keller, and B. Koenemann. 2001. OPMISR: The foundation for compressed ATPG vectors. In Proceedings of the International Test Conference, 2001. 748--757.

[5]

B. Benware, C. Schuermyer, N. Tamarapalli, Kun-Han Tsai, S. Ranganathan, R. Madge, J. Rajski, and P. Krishnamurthy. 2003. Impact of multiple-detect test patterns on product quality. In Proceddings of the International Test Conference, 2003 (ITC’03). Vol. 1. 1031--1040.

[6]

K. M. Butler and M. R. Mercer. 1991. Quantifying non-target defect detection by target fault test sets. In 1991 European Test Conference. 91--100.

[7]

A. Chandra, J. Saikia, and R. Kapur. 2011. Breaking the test application time barriers in compression: Adaptive scan-cyclical (AS-C). In 2011 Asian Test Symposium. 432--437.

Digital Library

[8]

J. T. Y. Chang, Chao-Wen Tseng, C. M. J. Li, M. Purtell, and E. J. McCluskey. 1998. Analysis of pattern-dependent and timing-dependent failures in an experimental test chip. In Proceedings of the International Test Conference, 1998. 184--193.

[9]

D. Czysz, G. Mrugalski, N. Mukherjee, J. Rajski, P. Szczerbicki, and J. Tyszer. 2011. Deterministic clustering of incompatible test cubes for higher power-aware EDT compression. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 8 (Aug. 2011), 1225--1238.

Digital Library

[10]

M. R. Grimaila, Sooryong Lee, J. Dworak, K. M. Butler, B. Stewart, H. Balachandran, B. Houchins, V. Mathur, Jaehong Park, L. C. Wang, and M. R. Mercer. 1999. REDO-random excitation and deterministic observation-first commercial experiment. In Proceedings of the 17th IEEE VLSI Test Symposium, 1999. 268--274.

[11]

A. W. Hakmi, H. J. Wunderlich, C. G. Zoellin, A. Glowatz, and F. Hapke. 2007. Programmable deterministic built-in self-test. In 2007 IEEE International Test Conference. 1--9.

[12]

S. Hellebrand, S. Tarnick, J. Rajski, and B. Courtois. 1992. Generation of vector patterns through reseeding of multiple-polynomial linear feedback shift register. In Proceedings of the International Test Conference, 1992. 120--.

[13]

K. R. Kantipudi and V. D. Agrawal. 2006. On the size and generation of minimal N-detection tests. In 19th International Conference on VLSI Design Held Jointly With 5th International Conference on Embedded Systems Design (VLSID’06). 6 pp.--.

Digital Library

[14]

B. Koenemann. 1991. LFSR-coded test patterns for scan designs. In 1991 European Test Conference. 237--242.

[15]

C. V. Krishna, Abhijit Jas, and Nur A. Touba. 2004. Achieving high encoding efficiency with partial dynamic LFSR reseeding. ACM Transactions on Design Automation of Electronic Systems 9, 4 (Oct. 2004), 500--516.

Digital Library

[16]

X. Lin and J. Rajski. 2012. On utilizing test cube properties to reduce test data volume further. In 2012 IEEE 21st Asian Test Symposium. 83--88.

Digital Library

[17]

S. C. Ma, P. Franco, and E. J. McCluskey. 1995. An experimental chip to evaluate test techniques experiment results. In Proceedings of the International Test Conference, 1995. 663--672.

[18]

T. Moriyasu and S. Ohtake. 2015. A method of one-pass seed generation for LFSR-based deterministic/pseudo-random testing of static faults. In 2015 16th Latin-American Test Symposium (LATS’15). 1--6.

[19]

J. E. Nelson, J. G. Brown, R. Desineni, and R. D. Blanton. 2006. Multiple-detect ATPG based on physical neighborhoods. In 2006 43rd ACM/IEEE Design Automation Conference. 1099--1102.

Digital Library

[20]

I. Pomeranz. 2015. Computation of seeds for LFSR-based diagnostic test generation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 34, 12 (Dec. 2015), 2004--2012.

[21]

I. Pomeranz. 2016. A compact set of seeds for lfsr-based test generation from a fully-specified compact test set. In 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI’16). 361--366.

[22]

I. Pomeranz and S. M. Reddy. 2000. On n-detection test sets and variable n-detection test sets for transition faults. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19, 3 (March 2000), 372--383.

Digital Library

[23]

I. Pomeranz and S. M. Reddy. 2007. Forming n-detection test sets without test generation. ACM Transactions on Design Automation of Electronic Systems 12, 2, Article 18 (April 2007), 1--18.

Digital Library

[24]

J. Rajski, J. Tyszer, M. Kassab, N. Mukherjee, R. Thompson, K.-H. Tsai, A. Hertwig, N. Tamarapalli, G. Mrugalski, G. Eide, and J. Qian. 2002. Embedded deterministic test for low cost manufacturing test. In Proceedings of the International Test Conference, 2002. 301--310.

[25]

S. M. Reddy, I. Pomeranz, and S. Kajihara. 1997. Compact test sets for high defect coverage. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 16, 8 (Aug. 1997), 923--930.

Digital Library

[26]

X. Sun, L. Kinney, and B. Vinnakota. 2004. Combining dictionary coding and LFSR reseeding for test data compression. In Proceedings of the 41st Design Automation Conference, 2004. 41st. 944--947.

Digital Library

[27]

H. Tang, G. Chen, S. M. Reddy, C. Wang, J. Rajski, and I. Pomeranz. 2005. Defect aware test patterns. In Design, Automation and Test in Europe. Vol. 1, 450--455.

Digital Library

[28]

V. Tenentes, X. Kavousianos, and E. Kalligeros. 2008. State skip LFSRs: Bridging the gap between test data compression and test set embedding for IP cores. In 2008 Design, Automation and Test in Europe. 474--479.

[29]

N. A. Touba. 2006. Survey of test vector compression techniques. IEEE Design Test of Computers 23, 4 (April 2006), 294--303.

Digital Library

[30]

S. Venkataraman, S. Sivaraj, E. Amyeen, Sangbong Lee, A. Ojha, and Ruifeng Guo. 2004. An experimental study of n-detect scan ATPG patterns on a processor. In Proceedings of the 22nd IEEE VLSI Test Symposium, 2004. 23--28.

Cited By

Wang SZhou XHigami YTakahashi HIwata HMaeda YMatsushima J(2023)Test Point Insertion for Multi-Cycle Power-On Self-TestACM Transactions on Design Automation of Electronic Systems10.1145/356355228:3(1-21)Online publication date: 10-May-2023
https://dl.acm.org/doi/10.1145/3563552
Sun YMillican S(2022)Applying Artificial Neural Networks to Logic Built-in Self-test: Improving Test Point InsertionJournal of Electronic Testing: Theory and Applications10.1007/s10836-022-06016-938:4(339-352)Online publication date: 1-Aug-2022
https://dl.acm.org/doi/10.1007/s10836-022-06016-9
Sun YMillican SAgrawal V(2020)Special Session: Survey of Test Point Insertion for Logic Built-in Self-test2020 IEEE 38th VLSI Test Symposium (VTS)10.1109/VTS48691.2020.9107584(1-6)Online publication date: Apr-2020
https://doi.org/10.1109/VTS48691.2020.9107584

Index Terms

Computation of Seeds for LFSR-Based n-Detection Test Generation
1. Hardware
  1. Hardware test
    1. Design for testability
      1. Test data compression

Recommendations

Generation of Mixed Broadside and Skewed-Load Diagnostic Test Sets for Transition Faults
PRDC '11: Proceedings of the 2011 IEEE 17th Pacific Rim International Symposium on Dependable Computing

This paper describes a diagnostic test generation procedure for transition faults that produces mixed test sets consisting of broadside and skewed-load tests. A mix of broadside and skewed-load tests yields improved diagnostic resolution compared with a ...
Multi-pattern n-detection stuck-at test sets for delay defect coverage

An n-detection test set detects each target fault n times. A higher value of n increases the likelihood that defects around the site of a target fault will be detected. However, an n-detection test set that consists of single-pattern tests (generated ...
Using stuck-at tests to form scan-based tests for transition faults in standard-scan circuits

In enhanced-scan circuits, a two-pattern test < t_i, t_j > for a transition fault can be obtained by using a test t_j that detects a stuck-at fault, and preceding it by a test t_i that activates another stuck-at fault. Thus, test generation for transition ...

Comments

Information & Contributors

Information

Published In

cover image ACM Transactions on Design Automation of Electronic Systems

ACM Transactions on Design Automation of Electronic Systems Volume 22, Issue 2

Special Section of IDEA: Integrating Dataflow, Embedded Computing, and Architecture

April 2017

458 pages

ISSN:1084-4309

EISSN:1557-7309

DOI:10.1145/3029795

Editor:
Naehyuck Chang
Korea Advanced Institute of Science and Technology, Korea

Issue’s Table of Contents

Copyright © 2017 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 04 January 2017

Accepted: 01 August 2016

Revised: 01 August 2016

Received: 01 April 2016

Published in TODAES Volume 22, Issue 2

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
100
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 04 Oct 2024

Other Metrics

View Author Metrics

Citations

Cited By

Wang SZhou XHigami YTakahashi HIwata HMaeda YMatsushima J(2023)Test Point Insertion for Multi-Cycle Power-On Self-TestACM Transactions on Design Automation of Electronic Systems10.1145/356355228:3(1-21)Online publication date: 10-May-2023
https://dl.acm.org/doi/10.1145/3563552
Sun YMillican S(2022)Applying Artificial Neural Networks to Logic Built-in Self-test: Improving Test Point InsertionJournal of Electronic Testing: Theory and Applications10.1007/s10836-022-06016-938:4(339-352)Online publication date: 1-Aug-2022
https://dl.acm.org/doi/10.1007/s10836-022-06016-9
Sun YMillican SAgrawal V(2020)Special Session: Survey of Test Point Insertion for Logic Built-in Self-test2020 IEEE 38th VLSI Test Symposium (VTS)10.1109/VTS48691.2020.9107584(1-6)Online publication date: Apr-2020
https://doi.org/10.1109/VTS48691.2020.9107584

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents