Location via proxy:   [ UP ]  
[Report a bug]   [Manage cookies]                
Skip to main content
Dejan Markovic

    Dejan Markovic

    A hierarchical automated design flow for low-energy direct-mapped signal processing integrated circuits is presented. A modular framework based on a combined Simulink and floorplan description drives automatic layout generation. Automatic... more
    A hierarchical automated design flow for low-energy direct-mapped signal processing integrated circuits is presented. A modular framework based on a combined Simulink and floorplan description drives automatic layout generation. Automatic characterization of layout improves system-level estimates. The flow is demonstrated on the subsystems of CDMA and OFDM receivers and a 300 k transistor test-chip
    Page 1. EE225C Final Report Fall 2000 12/12/2000 OFDM Receiver Design Yun Chiu, DejanMarković, Haiyun Tang, Ning Zhang {chiuyun, dejan, tangh, ningzh}@eecs.berkeley.edu Abstract ... g x T T <... more
    Page 1. EE225C Final Report Fall 2000 12/12/2000 OFDM Receiver Design Yun Chiu, DejanMarković, Haiyun Tang, Ning Zhang {chiuyun, dejan, tangh, ningzh}@eecs.berkeley.edu Abstract ... g x T T < < τmax where max τ is the worst-case multi-path spread. ...